- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97859 > DS1254Y (DALLAS SEMICONDUCTOR) 0 TIMER(S), REAL TIME CLOCK, PBGA168 PDF資料下載
參數(shù)資料
| 型號(hào)： | DS1254Y |
| 廠商： | DALLAS SEMICONDUCTOR |
| 元件分類： | Timer or RTC |
| 英文描述： | 0 TIMER(S), REAL TIME CLOCK, PBGA168 |
| 封裝： | BGA-168 |
| 文件頁數(shù)： | 11/17頁 |
| 文件大?。?/td> | 161K |
| 代理商： | DS1254Y |
DS1254
3 of 17
RAM READ MODE
The DS1254 executes a read cycle whenever WE is inactive (high) and CE is active (low). The unique
address specified by the 21 address inputs (A0-A20) defines which of the 2M bytes of data is to be
accessed. Valid data will be available to the eight data output drivers within t
ACC (Access Time) after the
last address input is stable, providing that CE and OE access times and states are also satisfied. If OE and
CE
access times are not satisfied, then data access must be measured from the later occurring signal ( CE
or OE ) and the limiting parameter is either t
CO for CE or tOE for OE rather than address access.
RAM WRITE MODE
The DS1254 is in the write mode whenever WE and CE are in their active (low) state after address inputs
are stable. The later occurring falling edge of CE or WE will determine the start of the write cycle. The
write cycle is terminated by the earlier rising edge of CE or WE . All address inputs must be kept valid
throughout the write cycle. WE must return to the high state for a minimum recovery time (t
WR) before
another cycle can be initiated. The OE control signal should be kept inactive (high) during write cycles to
avoid bus contention. However, if the output bus has been enabled ( CE and OE active) then WE will
disable the outputs in t
ODW from its falling edge.
DATA RETENTION MODE
The device is fully accessible and data can be written and read only when VCC is greater than VPF.
However, when V
CC falls below the power fail point VPF (point at which write protection occurs) the
internal clock registers and SRAM are blocked from any access. When V
CC falls below VBAT, device
power is switched from the V
CC to VBAT. RTC operation and SRAM data are maintained from the battery
until V
CC is returned to nominal levels. All signals must be powered down when VCC is powered down.
PHANTOM CLOCK OPERATION
Communication with the Phantom Clock is established by pattern recognition on a serial bit stream of
64 bits which must be matched by executing 64 consecutive write cycles containing the proper data on
DQ0. All accesses which occur prior to recognition of the 64-bit pattern are directed to memory.
After recognition is established, the next 64 read or write cycles either extract or update data in the
Phantom Clock, and memory access is inhibited.
Data transfer to and from the timekeeping function is accomplished with a serial bit stream under control
of Chip Enable ( CE ), Output Enable ( OE ), and Write Enable ( WE ). Initially, a read cycle to any memory
location using the CE and OE control of the Phantom Clock starts the pattern recognition sequence by
moving a pointer to the first bit of the 64-bit comparison register. Next, 64 consecutive write cycles are
executed using the CE and WE signals of the device. These 64 write cycles are used only to gain access
to the Phantom Clock. Therefore, any address within the first 512 kbytes of memory, (00h to 7FFFFh) is
acceptable. However, the write cycles generated to gain access to the Phantom Clock are also writing
data to a location in the memory. The preferred way to manage this requirement is to set aside just one
address location in memory as a Phantom Clock scratch pad. When the first write cycle is executed, it is
compared to bit 0 of the 64-bit comparison register. If a match is found, the pointer increments to the
next location of the comparison register and awaits the next write cycle. If a match is not found, the
pointer does not advance and all subsequent write cycles are ignored. If a read cycle occurs at any time
during pattern recognition, the present sequence is aborted and the comparison register pointer is reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1284 | 1 TIMER(S), REAL TIME CLOCK, PDIP28 |
| DS1284QN | 1 TIMER(S), REAL TIME CLOCK, PQCC28 |
| DS1286 | 1 TIMER(S), REAL TIME CLOCK, DIP28 |
| DS12885 | 1 TIMER(S), REAL TIME CLOCK, PDIP24 |
| DS12885T | 1 TIMER(S), REAL TIME CLOCK, PQFP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1254YB-100 | 功能描述:IC NVSRAM 16MBIT 100NS 168BGA RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 實(shí)時(shí)時(shí)鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/日歷 特點(diǎn):警報(bào)器，閏年，SRAM 存儲(chǔ)容量:- 時(shí)間格式:HH:MM:SS（12/24 小時(shí)） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件 |
| DS1254YB2-100 | 功能描述:實(shí)時(shí)時(shí)鐘 2M X 8 NV SRAM w/Phantom Clock RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS125-6-2G | 制造商:Electronic Hardware Corporation (EHC) 功能描述:CRANK HANDLE ROUND KNOB 6.35MM 制造商:EHC (ELECTRONIC HARDWARE) 功能描述:CRANK HANDLE ROUND KNOB, 6.35MM 制造商:EHC (ELECTRONIC HARDWARE) 功能描述:CRANK HANDLE ROUND KNOB, 6.35MM; Knob / Dial Style:Round with Crank Handle; Shaft Diameter:6.35mm; Knob Diameter:31.75mm; Shaft Type:Round; Knob Material:Plastic; Shaft Size:1/4 (6.35) in. (mm) ;RoHS Compliant: Yes |
| DS1258AB-100 | 功能描述:NVRAM RoHS:否 制造商:Maxim Integrated 數(shù)據(jù)總線寬度:8 bit 存儲(chǔ)容量:1024 Kbit 組織:128 K x 8 接口類型:Parallel 訪問時(shí)間:70 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 工作電流:85 mA 最大工作溫度:+ 70 C 最小工作溫度:0 C 封裝 / 箱體:EDIP 封裝:Tube |
| DS1258AB-100# | 功能描述:NVRAM RoHS:否 制造商:Maxim Integrated 數(shù)據(jù)總線寬度:8 bit 存儲(chǔ)容量:1024 Kbit 組織:128 K x 8 接口類型:Parallel 訪問時(shí)間:70 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 工作電流:85 mA 最大工作溫度:+ 70 C 最小工作溫度:0 C 封裝 / 箱體:EDIP 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。