- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376804 > DMA2275 (MICRONAS SEMICONDUCTOR HOLDING AG) DMA 2275, DMA 2286 C/D/D2-MAC Descrambler PDF資料下載
參數(shù)資料
| 型號(hào)： | DMA2275 |
| 廠商： | MICRONAS SEMICONDUCTOR HOLDING AG |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | DMA 2275, DMA 2286 C/D/D2-MAC Descrambler |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數(shù)： | 35/48頁 |
| 文件大小： | 217K |
| 代理商： | DMA2275 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
DMA 2275, DMA 2286
35
Pins 38 and 63 – Supply Voltage
These pins must be connected to the positive supply
voltage.
Pins 39 to 46 – Baseband B7 to B0 Input (Fig. 9–4)
Via these pins,the DMA 2275/2286 receives the digi-
tized baseband signal coming either from the VCU 2133
Video Codec in a 7–bit parallel Gray code or from any
other A/D converter in 8–bit parallel binary code.
Pin 47 – IM Bus Busy Output (Fig. 9–11)
This pin supplies a signal which indicates that the IM bus
interface of the DMA 2275/2286 is busy. As long as this
pin delivers a High level signal there should be no IM bus
transfer to or from the DMA 2275/2286.
Pin 49 – Acq. RAM Column Address Select Output (Fig.
9–10)
This pin supplies the Column Address select signal
(CAS) to the external acquisition RAM.
Pin 50 – Acq. RAM Data Input/Output (Fig. 9–8)
Pin 50 serves as output for writing data into the external
acquisition RAM and as input for reading data from that
RAM.
Pins 51 to 55 and 58 to 60 – Acq. RAM Address A0 to A7
Output (Fig. 9–10)
These pins are used for addressing the external acquisi-
tion RAM.
Pin 56 – Acq. RAM Read/Write Output (Fig. 9–10)
By means of this output the external acquisition RAM is
switched to the read or write mode as required.
Pin 57 – Acq. RAM Row Address Select Output (Fig.
9–10)
This pin supplies the Row Address Select signal (RAS)
to the external acquisition RAM.
Pin 64 – S Bus Ident Input (Fig. 9–3)
Via this input, the DMA 2286 receives the ident signal of
the serial 3–line S bus from the DMA 2281.
Pin 65 – Audio Clock Input (Fig. 9–5)
By means of this input, the DMA 2286 receives the re-
quired audio clock signal of 18.432 MHz from the DMA
2281.
Pin 66 – S Bus Data Output (Fig. 9–9)
This pin supplies the digital sound signal to the AMU
2481 Audio Mixer and can be connected to the S Bus
Data output of the DMA 2281. Only one S Bus Data out-
put should be activated for one S Bus sound channel.
Pin 68 – Sound RAM Column Address Select Output
(Fig. 9–11)
This pin supplies the Column Address Select signal
(CAS) to the external sound RAM.
9.5. Pin Circuits
The following figures schematically show the circuitry at
the various pins. The integrated protection structures
are not shown. The letter “P” means P–channel, the let-
ter “N” N–channel.
P
N
V
SUP
GND
Fig. 9–3:
Input Pins 12, 13, 17, 19,
22 and 64
P
P
N
N
V
SUP
GND
BIAS
Fig. 9–4:
Input Pins 39 to 46
P
N
P
N
GND
V
SUP
Fig. 9–5:
Input Pins16 and 65
N
P
P
P
N
N
V
SUP
GND
Fig. 9–6:
Input Pin 15
P
N
N
V
SUP
Fig. 9–7:
Input/Output Pin 14
GND
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DMA2286 | DMA 2275, DMA 2286 C/D/D2-MAC Descrambler |
| DMB01CM24 | Timers Multifunction |
| DMB01DM24 | LIN fail-safe system basis chip; Package: SOT549-1 (HTSSOP32); Container: Reel Dry Pack, SMD, 13" |
| DMBT9018 | TECHNICAL SPECIFICATIONS OF NPN EPITAXIAL PLANAR TRANSISTOR |
| DMC-50097H | LCD Module Specification |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DMA2280 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Consumer IC |
| DMA2281 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Consumer IC |
| DMA2286 | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:DMA 2275, DMA 2286 C/D/D2-MAC Descrambler |
| DMA230A20A | 制造商:M.E.C. TIMERS 功能描述: |
| DMA24 | 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:IGBTVSTM AC LINE TRANSIENT VOLTAGE SUPPRESSOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。