- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17061 > DC742A (Linear Technology)BOARD DELTA SIGMA ADC LTC2449 PDF資料下載
參數(shù)資料
| 型號： | DC742A |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 24/28頁 |
| 文件大小： | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2449 |
| 軟件下載： | QuikEval System |
| 設(shè)計(jì)資源： | DC742A Design File DC742A Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuikEval™ |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 8k |
| 數(shù)據(jù)接口： | MICROWIRE?，串行，SPI? |
| 已用 IC / 零件： | LTC2449 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | LTC2449CUHF#PBF-ND - IC ADC 24BIT 38-QFN LTC2449IUHF#PBF-ND - IC ADC 24BIT HI SPEED 38QFN LTC2449IUHF#TRPBF-ND - IC ADC 24BIT HI SPEED 38QFN LTC2449CUHF#TRPBF-ND - IC ADC 24BIT HI SPEED 38QFN LTC2449IUHF-ND - IC ADC 24BIT HI SPEED 38QFN LTC2449CUHF-ND - IC ADC 24BIT HI SPEED 38QFN LTC2449CUHF#TR-ND - IC ADC 24BIT HI SPEED 38QFN LTC2449IUHF#TR-ND - IC ADC 24BIT HI SPEED 38QFN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁
LTC2444/LTC2445/
LTC2448/LTC2449
5
2444589fb
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
DISCK
Internal SCK Duty Cycle
(Note 9)
●
45
55
%
fESCK
External SCK Frequency Range
(Note 8)
●
20
MHz
tLESCK
External SCK Low Period
(Note 8)
●
25
ns
tHESCK
External SCK High Period
(Note 8)
●
25
ns
tDOUT_ISCK
Internal SCK 32-Bit Data Output Time
Internal Oscillator (Notes 9, 11)
●
41.6
35.3
30.9
s
External Oscillator (Notes 9, 10)
●
320/fEOSC
s
tDOUT_ESCK
External SCK 32-Bit Data Output Time
(Note 8)
●
32/fESCK
s
t1
CS
↓ to SDO Low Z
(Note 12)
●
025
ns
t2
CS
↑ to SDO High Z
(Note 12)
●
025
ns
t3
CS
↓ to SCK ↓
(Note 9)
5
s
t4
CS
↓ to SCK ↑
(Notes 8, 12)
●
25
ns
tKQMAX
SCK
↓ to SDO Valid
●
25
ns
tKQMIN
SDO Hold After SCK
↓
(Note 5)
●
15
ns
t5
SCK Set-Up Before CS
↓
●
50
ns
t6
SCK Hold After CS
↓
●
50
ns
t7
SDI Set-Up Before SCK
↑
(Note 5)
●
10
ns
t8
SDI Hold After SCK
↑
(Note 5)
●
10
ns
The
● denotes specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 3)
TI I G CHARACTERISTICS
W
U
GND (Pins 1, 4, 5, 6, 31, 32, 33): Ground. Multiple
ground pins internally connected for optimum ground
current flow and VCC decoupling. Connect each one of
these pins to a common ground plane through a low
impedance connection. All 7 pins must be connected to
ground for proper operation.
BUSY (Pin 2): Conversion in Progress Indicator. This pin
is HIGH while the conversion is in progress and goes LOW
indicating the conversion is complete and data is ready. It
remains LOW during the sleep and data output states. At
the conclusion of the data output state, it goes HIGH
indicating a new conversion has begun.
EXT (Pin 3): Internal/External SCK Selection Pin. This pin
is used to select internal or external SCK for outputting/
inputting data. If EXT is tied low, the device is in the
external SCK mode and data is shifted out of the device
under the control of a user applied serial clock. If EXT is
tied high, the internal serial clock mode is selected. The
device generates its own SCK signal and outputs this on
the SCK pin. A framing signal BUSY (Pin 2) goes low
indicating data is being output.
COM (Pin 7): The common negative input (IN–) for all
single ended multiplexer configurations. The voltage on
CH0-CH15 and COM pins can have any value between
UU
U
PI FU CTIO S
Note 1: Absolute Maximum Ratings are those values beyond which the life
of the device may be impaired.
Note 2: All voltage values are with respect to GND.
Note 3: VCC = 4.5V to 5.5V unless otherwise specified.
VREF = REF+ – REF–, VREFCM = (REF+ + REF–)/2;
VIN = IN
+ – IN–, VINCM = (IN+ + IN–)/2.
Note 4: FO pin tied to GND or to external conversion clock source with
fEOSC = 10MHz unless otherwise specified.
Note 5: Guaranteed by design, not subject to test.
Note 6: Integral nonlinearity is defined as the deviation of a code from a
straight line passing through the actual endpoints of the transfer curve.
The deviation is measured from the center of the quantization band.
Note 7: The converter uses the internal oscillator.
Note 8: The converter is in external SCK mode of operation such that the
SCK pin is used as a digital input. The frequency of the clock signal driving
SCK during the data output is fESCK and is expressed in Hz.
Note 9: The converter is in internal SCK mode of operation such that the
SCK pin is used as a digital output. In this mode of operation, the SCK pin
has a total equivalent load capacitance of CLOAD = 20pF.
Note 10: The external oscillator is connected to the FO pin. The external
oscillator frequency, fEOSC, is expressed in Hz.
Note 11: The converter uses the internal oscillator. FO = 0V.
Note 12: Guaranteed by design and test correlation.
Note 13: There is an internal reset that adds an additional 1
s (typ) to the
conversion time.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RCM15DCAN-S189 | CONN EDGECARD 30POS R/A .156 SLD |
| DC846A | BOARD DELTA SIGMA ADC LTC2447 |
| LGN2H680MELZ30 | CAP ALUM 68UF 500V 20% SNAP |
| VE-B20-EY | CONVERTER MOD DC/DC 5V 50W |
| DC956A | BOARD DELTA SIGMA ADC LTC2485 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC742KA | 制造商:Dewalt 功能描述:12V 3/8 Inch Drill Driver 制造商:DEWALT 功能描述:12V 3/8 INCH DRILL DRIVER EXTRA COMPACT |
| DC745A | 功能描述:BOARD DELTA SIGMA ADC LTC2433-1 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:QuikEval™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| DC746A | 功能描述:BOARD DELTA SIGMA ADC LTC2412 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:QuikEval™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| DC74HC259 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:High Speed CMOS Logic 8-Bit Addressable Latch |
| DC-750 | 制造商:Bivar 功能描述:CARD GUIDE DEEP 7.5" 0.08" BK |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。