APPLICATIONS INFOR
參數(shù)資料
型號： DC178A
廠商： Linear Technology
文件頁數(shù)： 15/28頁
文件大小： 0K
描述： BOARD SAR ADC LTC1418
設(shè)計資源： DC178A Design File
DC178A Schematic
標(biāo)準(zhǔn)包裝： 1
ADC 的數(shù)量： 1
位數(shù)： 14
采樣率（每秒）： 200k
數(shù)據(jù)接口： 串行，并聯(lián)
輸入范圍： ±2.048 V
已用 IC / 零件： LTC1418
已供物品： 板
相關(guān)產(chǎn)品： LTC1418IG#PBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP
LTC1418AIG#TRPBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP
LTC1418CG#TRPBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP
LTC1418ACG#TRPBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP
LTC1418IG#TRPBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP
LTC1418CN#PBF-ND - IC A/D CONV 14BIT SRL&PAR 28-DIP
LTC1418IN#PBF-ND - IC A/D CONV 14BIT SRL&PAR 28-DIP
LTC1418CG#PBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP
LTC1418ACG#PBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP
LTC1418AIG#PBF-ND - IC A/D CONV 14BIT SRL&PAR 28SSOP
更多...
22
LTC1418
APPLICATIONS INFORMATION
WU
U
Figure 22. Internal Conversion Clock Selected. Data Transferred During Conversion Using
the ADC Clock Output as a Master Shift Clock (SCLK Driven from CLKOUT)
two zeros. The MSB (D13) will be valid on the first rising
and the first falling edge of the SCLK. D12 will be valid on
the second rising and the second falling edge as will all
the remaining bits. The data may be captured on either
edge. The largest hold time margin is achieved if data is
captured on the rising edge of SCLK.
BUSY gives the end of conversion indication. When the
LTC1418 is configured as a master serial device, BUSY
can be used as a framing pulse and to three-state the
t15
t14
SCLK
VIL
VOH
VOL
DOUT
1418 F21
Figure 21. SCLK to DOUT Delay
LTC1418
BUSY (= RD)
CLKOUT ( = SCLK)
BUSY
CONVST
RD
SCLK
CLKOUT
EXT/INT
DOUT
26
24
23
17
18
20
25
19
DOUT
CS
1418 F22a
P OR DSP
(CONFIGURED
AS SLAVE)
OR
SHIFT
REGISTER
D12
D11
D12
CAPTURE ON
RISING CLOCK
D13
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
FILL
ZEROS
D13
1
t5
t6
23456789
10
11
12
13
14
15
16
1
2
3
D13
D12
D11
Hi-Z
DATA N
DATA (N – 1)
(SAMPLE N)
(SAMPLE N + 1)
DOUT
CS = EXT/INT = 0
CLKOUT (= SCLK)
CONVST
t13
tCONV
t8
SAMPLE
HOLD
t10
t7
t11
1418 F22b
BUSY (= RD)
t15
t14
CLKOUT
(= SCLK)
VIL
VOH
VOL
DOUT
CAPTURE ON
FALLING CLOCK
相關(guān)PDF資料
PDF描述
EBM22DSEN-S243 CONN EDGECARD 44POS .156 EYELET
DC1186A BOARD SAR ADC LTC2308
MDP-XOMAP3630-10-1024512R KIT MOBILE DEV ZOOM OMAP36X
V24C48E150BL3 CONVERTER MOD DC/DC 48V 150W
EVAL-AD5764REBZ EVAL BOARD FOR AD5764
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DC1792 功能描述:BOARD DAC LTC2756 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:QuikEval™, SoftSpan™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
DC1792A 制造商:Linear Technology 功能描述:EVAL BOARD, LTC2756 18BIT DAC 制造商:Linear Technology 功能描述:EVAL BOARD, LTC2756 18BIT DAC; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2756; Kit Contents:Evaluation Board for LTC2756; Features:SoftSpan IOUT DAC, SPI Interface; Length:29mm
DC1796A-A 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC6360; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide
DC1796A-B 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC6360; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide
DC1796A-C 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd 制造商:Linear Technology 功能描述:16BIT ADC Eval Brd; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC6360; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*