- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17104 > DC1111A (Linear Technology)BOARD DAC LTC2753-16 PDF資料下載
參數(shù)資料
| 型號： | DC1111A |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 7/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DAC LTC2753-16 |
| 軟件下載： | QuikEval System |
| 設(shè)計資源： | DC1111A Design File DC1111A Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuikEval™, SoftSpan™ |
| DAC 的數(shù)量： | 2 |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 設(shè)置時間： | 2µs |
| DAC 型： | 電流 |
| 工作溫度： | 0°C ~ 70°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | LTC2753-16 |
| 相關(guān)產(chǎn)品： | DC590B-ND - BOARD DEMO USB SERIAL CONTROLLER LTC2753BIUK-16#TRPBF-ND - IC DAC 16BIT DUAL 48-QFN LTC2753BIUK-16#PBF-ND - IC DAC 16BIT DUAL 48-QFN LTC2753BCUK-16#TRPBF-ND - IC DAC 16BIT DUAL 48-QFN LTC2753BCUK-16#PBF-ND - IC DAC 16BIT DUAL 48-QFN LTC2753AIUK-16#TRPBF-ND - IC DAC 16BIT DUAL 48-QFN LTC2753AIUK-16#PBF-ND - IC DAC 16BIT DUAL 48-QFN LTC2753ACUK-16#TRPBF-ND - IC DAC 16BIT DUAL 48-QFN LTC2753ACUK-16#PBF-ND - IC DAC 16BIT DUAL 48-QFN |
LTC2753
15
2753f
OPERATION
the D/S pin. The selected I/O port’s pins become logic
outputs during readback, while the unselected I/O port’s
pins remain high-impedance inputs.
With the DAC channel and I/O port selected, assert READ
high and select the desired input or DAC register using the
UPD pin. Note that UPD is a two function pin—the update
function is only available when READ is low. When READ
is high, the update function is disabled and the UPD pin
instead selects the input or DAC register for readback.
Table 1 shows the readback functions for the LTC2753.
Table 1. Write, Update and Read Functions
READ D/S
WR UPD
SPAN I/O
DATA I/O
0
-
Write to Input Register
0
1
-
Write/Update
(Transparent)
00
1
0
-
0
1
Update DAC Register
0
1
0
Write to Input Register
-
0
1
0
1
Write/Update
(Transparent)
-
01
1
0
-
0
1
Update DAC register
Update DAC Register
1
0
X
0
-
Read Input Register
1
0
X
1
-
Read DAC Register
1
X
0
Read Input Register
-
1
X
1
Read DAC Register
-
X = Don’t Care
The most common readback task is to check the contents
of an input register after writing to it, before updating the
new data to the DAC register. To do this, hold UPD low
and assert READ high. The contents of the selected port’s
input register are output to its I/O pins.
To read back the contents of a DAC register, hold UPD low
and assert READ high, then bring UPD high to select the
DAC register. The contents of the selected DAC register are
output by the selected port’s I/O pins. Note: if no update is
desired after the readback operation, UPD must be returned
low before bringing READ low; otherwise the UPD pin will
revert to its primary function and update the DAC.
These devices also have a power-on reset that initializes
both DACs to VOUT = 0V in any output range. The DACs
power up in the 0V-5V range if the part is in SoftSpan
conguration; for manual span (see Manual Span Congu-
ration below), both DACs power up in the manually-chosen
range at the appropriate code.
Manual Span Conguration
Multiple output ranges are not needed in some applications.
To congure the LTC2753 for single-span operation, tie the
MSPAN pin to VDD and the D/S pin to GND. The desired
output range is then specied by the span I/O pins (S0,
S1 and S2) as usual, but the pins are programmed by ty-
ing directly to GND or VDD (see Figure 1 and Table 2). In
this conguration, both DAC channels will initialize to the
chosen output range at power-up, with VOUT = 0V.
When congured for manual span operation, span pin
readback is disabled.
Readback
The contents of any one of the 8 interface registers can
be read back from the I/O ports.
The I/O pins are grouped into two ports: data and span. The
data I/O port comprises pins D0-D11, D0-D13 or D0-D15
(LTC2753-12, LTC2753-14 or LTC2753-16, respectively).
The span I/O port comprises pins S0, S1 and S2 for all
parts.
Each DAC channel has a set of data registers that are
controlled and read back from the data I/O port; and a set
of span registers that are controlled and read back from
the span I/O port. The register structure is shown in the
Block Diagram.
A readback operation is initiated by asserting READ to
logic high after selecting the desired DAC channel and I/O
port. The I/O pins, which are high-impedance digital inputs
when READ is low, selectively change to low-impedance
logic outputs during readback.
Select the DAC channel with address pins A1 and A0, and
select the I/O port (data or span) to be read back with
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADZS-BF527-MPSKIT | BOARD EVAL MEDIA PLAYER BF527 |
| ADZS-BF533-MMSKIT | KIT STARTER MULTIMEDIA BF533 |
| 0210390964 | CABLE JUMPER 1MM .030M 27POS |
| HMM06DRKI-S13 | CONN EDGECARD 12POS .156 EXTEND |
| GSM06DRKF-S13 | CONN EDGECARD 12POS .156 EXTEND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC1111C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:D_1111C Series, Ultra Compact InGaN/SiC SMT LED |
| DC1111C-TR | 功能描述:LED BLUISH-GREEN 0603 SMD RoHS:是 類別:光電元件 >> LED - 1111C 標(biāo)準(zhǔn)包裝:500 系列:Screenmaster® 顏色:琥珀 Millicandela 等級:2260mcd 正向電壓:2.1V 電流 - 測試:20mA 波長 - 主:590nm 波長 - 峰值:- 視角:- 透鏡類型:散射，有色 透鏡樣式/尺寸:圓頂橢圓，5.1mm x 3.7mm 封裝/外殼:徑向 尺寸/尺寸:- 高度:7.00mm 安裝類型:通孔 包裝:散裝 在特定電流下的光通量 - 測試:- |
| DC1-1-12/12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| DC1-1-12/15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| DC1-1-12/5 | 制造商:SL POWER ELECTRONICS INC.- AULT 功能描述:Module DC-DC 1-OUT 5V 0.1A 1W 12-Pin |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。