- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359517 > CY7C007AV-20JI (CYPRESS SEMICONDUCTOR CORP) Safety Sign; Legend:19; External Height:10"; External Width:14"; Body Material:Aluminum; Color:Orange/Black RoHS Compliant: NA PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C007AV-20JI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | Safety Sign; Legend:19; External Height:10"; External Width:14"; Body Material:Aluminum; Color:Orange/Black RoHS Compliant: NA |
| 中文描述： | 32K X 8 DUAL-PORT SRAM, 20 ns, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數(shù)： | 10/20頁 |
| 文件大?。?/td> | 301K |
| 代理商： | CY7C007AV-20JI |
CY7C138AV/144AV/006AV
CY7C139AV/145AV/016AV
CY7C007AV/017AV
Document #: 38-06051 Rev. *A
Page 10 of 20
Notes:
29. R/W must be HIGH during all address transitions.
30. A write occurs during the overlap (t
or t
) of a LOW CE or SEM.
31. t
is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
32. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t
or (t
+ t
) to allow the I/O drivers to turn off and
data to be placed on the bus for the required t
SD
. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse
can be as short as the specified t
.
33. Transition is measured
±
500 mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested.
34. To access RAM, CE = V
, SEM = V
.
35. During this period, the I/O pins are in the output state, and input signals must not be applied.
36. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
Switching Waveforms
(continued)
t
AW
t
WC
t
PWE
t
HD
t
SD
t
HA
CE
R/W
OE
DATAOUT
DATA IN
ADDRESS
t
HZOE
t
SA
t
HZWE
t
LZWE
Write Cycle No. 1: R/W Controlled Timing
[29, 30, 31, 32]
[33]
[33]
[32]
[34]
[35]
[35]
t
AW
t
WC
t
SCE
t
HD
t
SD
t
HA
CE
R/W
DATA IN
ADDRESS
t
SA
Write Cycle No. 2: CE Controlled Timing
[29, 30, 31, 36]
[34]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C007AV-25JC | Safety Sign; Legend:Authorized Personnel Only; External Height:10"; External Width:14"; Body Material:Aluminum; Color:Red/White RoHS Compliant: NA |
| CY7C1360B-225BZC | 9-Mbit (256K x 36/512K x 18) Pipelined SRAM |
| CY7C43646AV-15AC | 3.3V 1K 4K 16K x 36 x 18 x 2 Tri Bus FIFO |
| CY7C43666AV-15AC | 3.3V 1K 4K 16K x 36 x 18 x 2 Tri Bus FIFO |
| CY7C036AV-20AC | 3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C007AV-25JC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM |
| CY7C008 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:64K/128K x 8/9 Dual-Port Static RAM |
| CY7C008_05 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:64K/128K x 8/9 Dual-Port Static RAM |
| CY7C008-12AC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:64K/128K x 8/9 Dual-Port Static RAM |
| CY7C008-15AC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Dual 3.3V 512K-Bit 64K x 8 15ns 100-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:5V 64KX8 68PIN ASYNC DPSRAM - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。