- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1992 > CY505YC64DT (Silicon Laboratories Inc)IC CLK CK505 BROADWATER 64TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | CY505YC64DT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 20/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLK CK505 BROADWATER 64TSSOP |
| 標(biāo)準(zhǔn)包裝： | 28 |
| 類型： | 時(shí)鐘/頻率發(fā)生器 |
| PLL： | 是 |
| 主要目的： | Intel CPU 服務(wù)器 |
| 輸入： | 晶體 |
| 輸出： | HCSL，LVCMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:24 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 400.9MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-TFSOP （0.240"，6.10mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 64-TSSOP |
| 包裝： | 管件 |
CY505YC64D
......................Document #: 001-03543 Rev *E Page 5 of 24
Control Registers
Table 3. Block Read and Block Write Protocol
Block Write Protocol
Block Read Protocol
Bit
Description
Bit
Description
1Start
1
Start
8:2
Slave address–7 bits
8:2
Slave address–7 bits
9
Write
9
Write
10
Acknowledge from slave
10
Acknowledge from slave
18:11
Command Code–8 bits
18:11
Command Code–8 bits
19
Acknowledge from slave
19
Acknowledge from slave
27:20
Byte Count–8 bits
(Skip this step if I2C_EN bit set)
20
Repeat start
28
Acknowledge from slave
27:21
Slave address–7 bits
36:29
Data byte 1–8 bits
28
Read = 1
37
Acknowledge from slave
29
Acknowledge from slave
45:38
Data byte 2–8 bits
37:30
Byte Count from slave–8 bits
46
Acknowledge from slave
38
Acknowledge
....
Data Byte/Slave Acknowledges
46:39
Data byte 1 from slave–8 bits
....
Data Byte N–8 bits
47
Acknowledge
....
Acknowledge from slave
55:48
Data byte 2 from slave–8 bits
....
Stop
56
Acknowledge
....
Data bytes from slave/Acknowledge
....
Data Byte N from slave–8 bits
....
NOT Acknowledge
....
Stop
Table 4. Byte Read and Byte Write Protocol
Byte Write Protocol
Byte Read Protocol
Bit
Description
Bit
Description
1Start
8:2
Slave address–7 bits
8:2
Slave address–7 bits
9Write
10
Acknowledge from slave
10
Acknowledge from slave
18:11
Command Code–8 bits
18:11
Command Code–8 bits
19
Acknowledge from slave
19
Acknowledge from slave
27:20
Data byte–8 bits
20
Repeated start
28
Acknowledge from slave
27:21
Slave address–7 bits
29
Stop
28
Read
29
Acknowledge from slave
37:30
Data from slave–8 bits
38
NOT Acknowledge
39
Stop
Byte 0: Control Register 0
Bit
@Pup
Name
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYW150OXC | IC CLOCK 440BX AGP 56SSOP |
| CYW173SXC | IC CLK GEN TAPE DRV 4CH 16SOIC |
| CYW305OXC | IC CLOCK W305 SOLANO 56SSOP |
| DAC5674IPHPG4 | IC DAC 14BIT 400MSPS 48-HTQFP |
| DAC7621EBG4 | IC SNGL 12BIT PARALLEL D/A 20SSO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY505YC64DTT | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 CK505 Lakeport Bearlake RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| CY50C475Z | 制造商:PHILIPS 功能描述:Miniature Monolithic Epoxy Coated Ceramic Radial Leads Capacitor - 4.7uF 50dcV +80-20% |
| CY512 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Stepper System Controller |
| CY512P | 制造商:CYLINK 功能描述:512P |
| CY525 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Stepper System Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。