- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8993 > CY28329OXCT (Silicon Laboratories Inc)IC CLOCK CK408B PLUMAS 56SSOP PDF資料下載
參數(shù)資料
| 型號： | CY28329OXCT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 11/16頁 |
| 文件大小： | 0K |
| 描述： | IC CLOCK CK408B PLUMAS 56SSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類型： | * |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:24 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 133MHz |
| 除法器/乘法器： | 無/無 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | * |
| 其它名稱： | SLCY28329OXCT |
CY28329
....................... Document #: 38-07040 Rev. *E Page 4 of 16
Serial Data Interface (SMBus)
To enhance the flexibility and function of the clock synthesizer,
a two-signal SMBus interface is provided according to SMBus
specification. Through the Serial Data Interface, various
device functions such as individual clock output buffers, etc.
can be individually enabled or disabled. CY28329 support
both block read and block write operations.
The registers associated with the Serial Data Interface
initializes to its default setting upon power-up, and therefore
use of this interface is optional. Clock device register changes
are normally made upon system initialization, if any are
required. The interface can also be used during system
operation for power management functions.
Data Protocol
The clock driver serial protocol accepts only Block Writes from
the controller. The bytes must be accessed in sequential order
from lowest to highest byte, (most significant bit first) with the
ability to stop after any complete byte has been transferred.
Indexed bytes are not allowed.
A Block write begins with a slave address and a WRITE
condition. The R/W bit is used by the SMBus controller as a
data direction bit. A zero indicates a WRITE condition to the
clock device. The slave receiver address is 11010010 (D2h).
A command code of 0000 0000 (00h) and the byte count bytes
are required for any transfer. After the command code, the
core logic issues a byte count, which describes number of
additional bytes required for the transfer, not including the
command code and byte count bytes. For example, if the host
has 20 data bytes to send, the first byte would be the number
20 (14h), followed by the 20 bytes of data. The byte count byte
is required to be a minimum of 1 byte and a maximum of 32
bytes It may not be 0. Figure 1 shows an example of a block
write.
A transfer is considered valid after the acknowledge bit corre-
sponding to the byte count is read by the controller.
Data Byte Configuration Map
Start
bit
Slave Address
1 1 0 1 0 0 1 0
R/W
0/1
A Command Code
0 0 0 0 0 0 0 0
A Byte Count =
N
A
Data Byte 0
A
. . .
Data Byte N-1
A
Stop
bit
1 bit
7 bits
1
8 bits
1
8 bits
1
8 bits
1
8 bits
1
1 bit
Figure 1. An Example of a Block Write
From Master to Slave
From Slave to Master
Data Byte 0: Control Register (0 = Enable, 1 = Disable)
Bit
Affected
Pin#
Name
Description
Type
Power On
Default
Bit 7
5, 6, 7, 10,
11, 12, 13,
16, 17, 18,
33, 35
PCI [0:6]
CPU[3:0]
3V66[1:0]
Spread Spectrum Enable
0 = Spread Off, 1 = Spread On
R/W
0
Bit 6
–
Reserved, set = 0
R
0
Bit 5
35
3V66_1/VCH
VCH Select 66 MHz/48 MHz
0 = 66 MHz, 1 = 48 MHz
R/W
0
Bit 4
–
Reserved
R
1
Bit 3
10, 11, 12,
13, 16, 17,
18
PCI [6:0]
PCI_STOP#, 0 = stopped, 1 = running
(Does not affect PCI_F [2:0] pins)
R/W
1
Bit 2
40
S2
Reflects the value of the S2 pin sampled on Power-up
RHW
Bit 1
55
S1
Reflects the value of the S1 pin sampled on Power-up
RHW
Bit 0
–
Reserved
R
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J4L-MZ-F2 | CONVERTER MOD DC/DC 28V 25W |
| ADG3301BKSZ-REEL7 | TRANSLATOR SGL LL BIDIR SC70-6 |
| VE-J4L-MZ-F1 | CONVERTER MOD DC/DC 28V 25W |
| VI-24B-MY-F3 | CONVERTER MOD DC/DC 95V 50W |
| VI-2NW-MW-F4 | CONVERTER MOD DC/DC 5.5V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28329PVC | 制造商:Cypress Semiconductor 功能描述: |
| CY28329PVCT | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:133 MHz Spread Spectrum Clock Synthesizer/Driver with Differential CPU Outputs |
| CY28329ZC | 制造商:Rochester Electronics LLC 功能描述:FTG FOR INTEL CK408B FOR PLUMAS CHIPSET - Bulk |
| CY28329ZCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:133-MHz Spread Spectrum Clock Synthesizer/Driver with Differential CPU Outputs |
| CY28329ZXC | 功能描述:時鐘合成器/抖動清除器 Intel CK-408B for Plumas chipset RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。