- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1992 > CY28317PVXC-2 (Silicon Laboratories Inc)IC CLK FTG VIA PL/E133T 48SSOP PDF資料下載
參數(shù)資料
| 型號： | CY28317PVXC-2 |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 8/20頁 |
| 文件大小： | 0K |
| 描述： | IC CLK FTG VIA PL/E133T 48SSOP |
| 標(biāo)準(zhǔn)包裝： | 30 |
| 類型： | 時鐘/頻率發(fā)生器 |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | HCSL，LVCMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:20 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 248MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-BSSOP（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 48-SSOP |
| 包裝： | 管件 |
CY28317-2
..................... Document #: 38-07094 Rev. *B Page 16 of 20
AC Electrical Characteristics
TA = 0°C to +70°C, VDDQ3 = 3.3V±5%, fXTL = 14.31818 MHz
AC clock parameters are tested and guaranteed over stated operating conditions using the stated lump capacitive load at the
clock output; Spread Spectrum is disabled.
Notes:
5. X1 input threshold voltage (typical) is VDD/2.
6. The CY28317-2 contains an internal crystal load capacitor between pin X1 and ground and another between pin X2 and ground. The total load placed on the
crystal is 18 pF; this includes typical stray capacitance of short PCB traces to the crystal.
7. X1 input capacitance is applicable when driving X1 with an external clock source (X2 is left unconnected).
8. Determined as a fraction of 2* (tRP – tRN). Where tRP is a rising edge and tRN is an intersection falling edge.
Crystal Oscillator
VTH
X1 Input Threshold Voltage[5]
VDDQ3 = 3.3V
1.65
V
CLOAD
Load Capacitance, Imposed on
External Crystal[6]
18
pF
CIN,X1
X1 Input Capacitance[7]
Pin X2 unconnected
TBD
pF
Pin Capacitance/Inductance
CIN
Input Pin Capacitance
Except X1 and X2
5
pF
COUT
Output Pin Capacitance
6
pF
LIN
Input Pin Inductance
7nH
DC Electrical Characteristics: TA = 0°C to +70°C, VDDQ3 = 3.3V ±5%
[3] (continued)
Parameter
Description
Test Condition
Min.
Typ.
Max.
Unit
CPU Clock Outputs[8]
Parameter
Description
Test Condition/Comments
CPU = 100 MHz
CPU = 133 MHz
Unit
Min.
Typ.
Max.
Min.
Typ.
Max.
tR
Output Rise Edge Rate
1.0
4.0
1.0
4.0
v/ns
tF
Output Fall Edge Rate
1.0
2.0
1.0
2.0
v/ns
tD
Duty Cycle
Measured at 50% point
45
55
45
55
%
tJC
Jitter, Cycle to Cycle
250
ps
fST
Frequency Stabilization
from Power-up (cold
start)
Assumes full supply voltage reached
within 1 ms from power-up. Short
cycles exist prior to frequency
stabilization.
33
ms
Zo
AC Output Impedance
VO = VX
50
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY28323OXC | IC CLOCK BROOKDALE GPENT4 48SSOP |
| CY28354OXC-400 | IC BUFF 273MHZ 4DDR DIMM 48SSOP |
| CY28378OXC | IC CLOCK CK408/TITAN 845 48SSOP |
| CY284108ZXC | IC CLOCK SERV CK410B 56TSSOP |
| CY28410OXC-2 | IC CLOCK CK410 GRANTSDALE 56SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28317PVXC-2T | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 NB Clk VIA SDRAM Chipsets / Tualatin RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| CY28317ZC-2 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for Mobile VIA PL133T and PLE133T Chipsets |
| CY28317ZC-2T | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for Mobile VIA PL133T and PLE133T Chipsets |
| CY28322 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Clocks and Buffers |
| CY28322-2 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:133-MHz Spread Spectrum Clock Synthesizer with Differential CPU Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。