參數(shù)資料
型號: CY2081SC
英文描述: Interface IC
中文描述: 接口IC
文件頁數(shù): 1/6頁
文件大小: 73K
代理商: CY2081SC
Three-PLL Clock Generator
CY2081A
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
November 16, 2000
Features
Factory-EPROM configurable for quick availability and
prototyping.
General purpose clock synthesizer for all applications
such as: modems, disk drives, CD-ROM drives, Video
CD players, games, set-top boxes, data/telecommuni-
cations, etc.
Three independent configurable clock outputs
Outputs ranging from 500 kHz to 100 MHz (5V) and up
to 80 MHz for 3.3V operation
Configurable output control pin (pin 8) can be used as
an output enable, power-down, suspend or select line.
Phase-locked loop oscillator input derived from exter-
nal crystal (10 MHz to 25 MHz) or external reference
clock (1 MHz to 30 MHz)
3.3V or 5V operation (factory configured)
8-pin 150-mil packaging achieves minimum footprint for
space-critical applications
Sophisticated internal loop filter requires no external
components or manufacturing tweaks as commonly re-
quired with external filters
Functional Description
The CY2081A is a general-purpose clock synthesizer de-
signed for use in applications such as modems, disk drives,
CD-ROM drives, Video CD players, games, set-top boxes and
data/telecommunications. This devices offers three config-
urable clock outputs in an 8-pin 150-mil SOIC package and
can be configured to operate off either a 3.3V or 5V power
supply. The on-chip reference oscillator is designed for 10 MHz
to 25 MHz crystals. Alternatively, a reference clock between 1
MHz and 30 MHz can be used.
The CY2081A also features an output control pin (pin 8) which
can be configured as an output enable, power down, frequen-
cy select, or suspend input. This gives the user the ability to
three-state the output, power down the device, change the
CLKA output frequency during operation, or suspend any of
the outputs. Asserting the PD input will result in all the PLLs
and the outputs being shut down. The PLLs will have to re-lock
when the PD input is deasserted.
The CY2081A outputs three clocks: CLKA, CLKB, and CLKC,
whose frequencies can possess any value within the specified
range. Additionally, the reference frequency can be obtained
on any output. Custom configurations with user-defined fea-
tures and frequencies can be obtained by filling out the custom
configuration form located at the back of this data sheet and
contacting your local Cypress representative.
The CY2081A can replace multiple Metal Can Oscillators
(MCO) in a synchronous system, providing cost and board
space savings to manufacturers. Hence, this device is ideally
suited for applications that require multiple, accurate, and sta-
ble clocks synthesized from low-cost generators in small pack-
ages. A hard disk drive is an example of such an application.
In this case, CLKA drives the PLL in the Read Controller, while
CLKB and CLKC drive the MCU and associated sequencers.
Consider using the CY2291, CY2292, or CY2907 for applica-
tions that require more than three output clocks.
Pin Configuration
SOIC
Top View
2081–1
1
2
3
4
5
8
7
6
CLKA
GND
XTALIN
XTALOUT
V
DD
CLKC
CLKB
Logic Block Diagram
XTALOUT
XTALIN
Reference
Oscillator
PLL 1
CLKA
2081–2
CLKB
CLKC
EPROM-
Configurable
Multiplexer
and Divide
Logic
PLL 2
PLL 3
OE/PD/FS/SUSPEND
OE/PD/FS/SUSPEND
相關(guān)PDF資料
PDF描述
CY2081SL Interface IC
CY2081WAF MISCELLANEOUS CLOCK GENERATOR|DIE
CY26049-1 Clocks and Buffers
CY26049-3 Clocks and Buffers
CY26049-36 Clocks and Buffers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY2081SC-138 制造商:Cypress Semiconductor 功能描述:
CY2081SC-139 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY2081SC-59 制造商:Cypress Semiconductor 功能描述:Programmable PLL Clock Synthesizer Triple 8-Pin SOIC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY2081SC-XXX 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Three-PLL General-Purpose EPROM-Programmable Clock Generator
CY2081SL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Interface IC