- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1909 > CS49DV8C-CVZR (Cirrus Logic Inc)IC DSP 32BIT DUAL AUDIO 128-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | CS49DV8C-CVZR |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 29/30頁 |
| 文件大小： | 0K |
| 描述： | IC DSP 32BIT DUAL AUDIO 128-LQFP |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 系列： | CS49DV8 |
| 類型： | 定點(diǎn) |
| 接口： | I²C，SPI，UART |
| 時(shí)鐘速率： | 150MHz |
| 非易失內(nèi)存： | ROM（576 kB） |
| 芯片上RAM： | 328kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.80V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 128-LQFP |
| 供應(yīng)商設(shè)備封裝： | 128-LQFP（14x20） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁
8
Copyright 2008 Cirrus Logic, Inc.
DS868PP2
CS49DV8C Data Sheet
32-bit Audio DSP Family
memory; and the peripheral bus. Modulo and linear addressing modes are supported, with flexible start
address and increment controls. The service interval for each DMA channel as well as up to 6 interrupt
events, is programmable.
4.2 On-chip DSP Peripherals
4.2.1 Digital Audio Input Port (DAI)
The 12-channel (6 line) DAI port supports a wide variety of data input formats. The port is capable of
accepting PCM or IEC61937. Up to 32-bit word lengths are supported. Additionally support is provided
for audio data input to the DSP via the DAI from an HDMI receiver.
The port has two independent slave-only clock domains. Each data input can be independently assigned
to a clock domain. The sample rate of the input clock domains can be determined automatically by the
DSP, which off-loads the task of monitoring the SPDIF receiver from the host. A time-stamping feature
allows the input data to be sample-rate converted via software.
4.2.2 Digital Audio Output Port (DAO)
There are two DAO ports. Each port can output 8 channels of up to 32-bit PCM data. The port supports
data rates from 32 kHz to 192 kHz. Each port can be configured as an independent clock domain in
slave mode, or the ratio of the two clocks can be set to even multiples of each other in master mode. The
two ports can also be ganged together into a single clock domain. Each port has one serial audio pin that
can be configured as a 192 kHz SPDIF transmitter (data with embedded clock on a single line).
4.2.3 Serial Control Port 1 & 2 (I2C or SPI)
There are two on-chip serial control ports that are capable of operating as master or slave in either I2C or
SPI modes. SCP1 defaults to slave operation. It is dedicated for external host-control and supports an
external clock up to 25MHz in SPI mode. This high clock speed enables very fast code download,
control or data delivery. SCP2 defaults to master mode and is dedicated for booting from external serial
Flash memory or for audio sub-system control.
4.2.4 External Memory Interface
The external memory interface controller supports up to 128 Mbits of SDRAM, using a 16-bit data bus.
4.2.5 GPIO
Many of the CS49DV8C peripheral pins are multiplexed with GPIO. Each GPIO can be configured as an
output, an input, or an input with interrupt. Each input-pin interrupt can be configured as rising edge,
falling edge, active-low, or active-high.
4.2.6 PLL-based Clock Generator
The low-jitter PLL generates integer or fractional multiples of a reference frequency which are used to
clock the DSP core and peripherals. Through a second PLL divider chain, a dependent clock domain
can be output on the DAO port for driving audio converters. The CS49DV8C defaults to running from the
external reference frequency and can be switched to use the PLL output after overlays have been
loaded and configured, either through master boot from an external FLASH or through host control. A
built-in crystal oscillator circuit with a buffered output is provided. The buffered output frequency ratio is
selectable between 1:1 (default) or 2:1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS5372-BSZR | IC MODULATOR LP/HP 2CH 24-SSOP |
| CS5372A-ISZ | IC MODULATOR LP/HP 2CH 24-SSOP |
| CS5373A-ISZR | IC DAC/MODULATOR LP/HP 28-SSOP |
| CS5376A-IQZ | IC FILTER DGTL MULTI-CH 64-TQFP |
| CS61577-IL1Z | IC LINE INTERFACE T1/E1 28PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS4A105K | 制造商:ELP 功能描述:AF510X400 POLYCARB |
| CS4-B2-44-620-42D-C | 制造商:Carling Technologies 功能描述:C-SERIES CIRCUIT BREAKER - Bulk |
| CS4E1.5TC56FT1 | 制造商:LINCOLN 功能描述:MOTOR 145TC-FR RIGID C-FACE CLOSED BALL BEARINGS REVERSIBLE 7/8 KEY X 2 L SHAFT THREE PHASED MFR/BOXED FRAME : ALL OTHER HERTZ : 50 HERTZ HP OR WATTAGE : 1 HP PHASE : 3 PHASE ROTATION (ALL SE) : REV RPM : 1401-1500 RPM SPEEDS : 1 SPEED VOLTAGE : ALL OTHER |
| CS4E15TC56FT1 | 制造商:LINCOLN 功能描述:MOTOR 145TC-FR RIGID C-FACE CLOSED BALL BEARINGS REVERSIBLE 7/8 KEY X 2 L SHAFT THREE PHASED MFR/BOXED FRAME : ALL OTHER HERTZ : 50 HERTZ HP OR WATTAGE : 1 HP PHASE : 3 PHASE ROTATION (ALL SE) : REV RPM : 1401-1500 RPM SPEEDS : 1 SPEED VOLTAGE : ALL OTHER |
| CS4E2TCN61T1 | 制造商:LINCOLN 功能描述:MOTOR 145TC-FR C-FACE CLOSED-FANCOOL BALL BEARINGS REVERSIBLE 7/8 KEY X 1 3/4 L SHAFT THREE PHASE 3.2AMPS MFR/BOXED FRAME : ALL OTHER HERTZ : 60 HERTZ HP OR WATTAGE : 2 HP PHASE : 3 PHASE ROTATION (ALL SE) : REV RPM : 1701-1800 RPM SPEEDS : 1 SPEED VOLTAGE : MULTI VOLT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。