
CPU16
REFERENCE MANUAL
INSTRUCTION GLOSSARY
MOTOROLA
6-127
LBLT
Operation:
Long Branch If Less than Zero
LBLT
If N
⊕
V
=
1, then (PK : PC)
+
Offset
PK : PC
Description:
Causes a long program branch if either the CCR negative or over-
flow bits has a value of one. A 16-bit signed relative offset is added
to the current value of the program counter. When the operation
causes PC overflow, the PK field is incremented or decremented.
Used to implement signed conditional branches.
Syntax:
Standard
Condition Code Register:
Not affected.
Instruction Format:
Addressing Mode
REL16
Opcode
378D
Operand
rrrr
Cycles
6, 4
Table 6-27 Branch Instruction Summary (16-Bit Offset)
Mnemonic
LBCC
LBCS
LBEQ
LBGE
LBGT
LBHI
LBLE
LBLS
LBLT
LBMI
LBNE
LBPL
LBRA
LBRN
LBVC
LBVS
Opcode
3784
3785
3787
378C
378E
3782
378F
3783
378D
378B
3786
378A
3780
3781
3788
3789
Equation
C
=
0
C
=
1
Z
=
1
N
⊕
V
=
0
Z
(N
⊕
V)
=
0
C
Z
=
0
Z
(N
⊕
V)
=
1
C
Z
=
1
N
⊕
V
=
1
N
=
1
Z
=
0
N
=
0
1
0
V
=
0
V
=
1
Type
Complement
LBCS
LBCC
LBNE
LBLT
LBLE
LBLS
LBGT
LBHI
LBGE
LBPL
LBEQ
LBMI
LBRN
LBRA
LBVS
LBVC
Simple, Unsigned
Simple, Unsigned
Simple, Unsigned, Signed
Signed
Signed
Unsigned
Signed
Unsigned
Signed
Simple
Simple, Unsigned, Signed
Simple
Unary
Unary
Simple
Simple
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.