- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369586 > BXM80526B550128 Microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | BXM80526B550128 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 33/81頁 |
| 文件大?。?/td> | 598K |
| 代理商： | BXM80526B550128 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
Mobile Intel
Celeron Processor (0.18μ) in BGA2 and Micro-PGA2 Packages
Order Number#249563-001
Datasheet
33
Table 20. Quick Start/Deep Sleep AC Specifications
1
T
J
= 0°C to 100°C; V
CC
= 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV; V
CCT
= 1.50V ±115 mV
Symbol
Parameter
Min Max Unit
Figure
Notes
T45
Stop Grant Cycle Completion to Clock Stop
100
BCLKs
Figure 13
T46
Stop Grant Cycle Completion to Input Signals Stable
0
μ
s
Figure 13
T47
Deep Sleep PLL Lock Latency
0
30
μ
s
Figure 13,
Figure 14
Note 2
T48
STPCLK# Hold Time from PLL Lock
0
ns
Figure 13
T49
NOTES:
1.
2.
Input Signal Hold Time from STPCLK# Deassertion
8
BCLKs
Figure 13
Input signals other than RESET# and BPRI# must be held constant in the Quick Start state.
The BCLK Settling Time specification (T60) applies to Deep Sleep state exit under all conditions.
Table 21. Stop Grant/Sleep/Deep Sleep AC Specifications
T
J
= 0°C to 100°C; V
CC
= 1.10V ±80 mV or 1.35V ±100 mV or 1.60V ±115 mV; V
CCT
= 1.50V ±115 mV
Symbol
Parameter
Min Max Unit
Figure
T50
SLP# Signal Hold Time from Stop Grant Cycle Completion 100
BCLKs
Figure 14
T51
SLP# Assertion to Input Signals Stable
0
ns
Figure 14
T52
SLP# Assertion to Clock Stop
10
BCLKs
Figure 14
T54
SLP# Hold Time from PLL Lock
0
ns
Figure 14
T55
STPCLK# Hold Time from SLP# Deassertion
10
BCLKs
Figure 14
T56
Input Signal Hold Time from SLP# Deassertion
10
BCLKs
Figure 14
NOTE:
Input signals other than RESET# must be held constant in the Sleep state. The BCLK Settling Time
specification (T60) applies to Deep Sleep state exit under all conditions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BXM80526B700128 | Octal bus buffer with 3 state outputs (inverted) |
| BXM80532GC1600D | Octal bus buffer with 3 state outputs (inverted) |
| BXM80532GC1700D | Microprocessor |
| BXM80532GC1800D | Microprocessor |
| BXM80533B866128 | Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BXM80536NC1400ES L7LS | 制造商:Intel 功能描述:CELERON M,360,1.40GHZ,1M CACHE, 400MHZ FSB,1.26V,UFCPGA - Boxed Product (Development Kits) |
| BXMP1000 | 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER |
| BXMP1001 | 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER |
| BXMP1002 | 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER |
| BXMP1003 | 制造商:SPECTRUM 制造商全稱:Spectrum Microwave, Inc. 功能描述:RF AMPLIFIER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。