參數(shù)資料
型號(hào)： BU-65743F3-210
廠商： DATA DEVICE CORP
元件分類(lèi)： 微控制器/微處理器
英文描述： 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP80
封裝： 0.880 INCH, CERAMIC, QFP-80
文件頁(yè)數(shù)： 38/75頁(yè)
文件大?。?/td> 532K
代理商： BU-65743F3-210
43
Data Device Corporation
www.ddc-web.com
BU-65743/65843/65863/65864
D-06/04-0
Table 62 provides the timing parameters for 3.3V PCI signaling
environments applicable to the PCI Mini-ACE Mark3/Micro-ACE
TE, and FIGURE 13 shows the timing reference points. The tim-
ing parameters apply to the other timing diagrams, but are not
illustrated. The PCI Mini-ACE Mark3/Micro-ACE TE conforms to
revision 2.2 of the PCI Local Bus specification. The timing para-
meters are provided here for ease of reference only.
FIGURE 13 illustrates a PCI read from the PCI Mini-ACE
Mark3/Micro-ACE TE's configuration space. The PCI Mini-ACE
Mark3/Micro-ACE TE only responds to Type Zero configuration
access: AD[1:0] must be 00 during the command phase. The PCI
Mini-ACE Mark3/Micro-ACE TE will drive a full Dword on the AD
lines independent of which byte enables are asserted during the
configuration read.
FIGURE 14 illustrates a PCI single write to PCI Mini-ACE
Mark3/Micro-ACE TE configuration space. The PCI Mini-ACE
Mark3/Micro-ACE TE only responds to Type Zero configuration
access: AD[1:0] must be 00 during the command phase. Note
that all combinations of byte enables for configuration writes are
supported. If no byte enables are asserted during a burst write to
configuration space no internal write will occur, but the internal
address will be incremented.
FIGURE 15 shows the specific case of memory reads from the
PCI-ACE interface registers at BAR1 800h-81Ch. Note that
these registers are accessed quickly and without the Delayed
Read Request mechanism required by reads from the other
memory locations (see next section).
FIGURE 16 illustrates the process of reading an ACE memory (BAR0)
or ACE register (BAR1 00-FCh) location.The actual read shown is that
of a single word read, due to the ~600 nS response time shown, see
following text and timing formula tables. If the write FIFO is empty and
there isn't a previous Delayed Read Request (DRR) pending, a read
from these locations enques a DRR, which is then processed by the
PCI Mini-ACE Mark3/Micro-ACE TE. If either of these conditions is true,
the PCI Mini-ACE Mark3/Micro-ACE TE will respond with a Retry, but
will not enque any new DRR.
The PCI Mini-ACE Mark3/Micro-ACE TE responds to the first read with
a Retry. By PCI rules the master must repeat the same exact request
until it completes. This is shown by the master's second read attempt,
which also produces a Retry. Each repeated read request from the
master will be target terminated with a Retry until the data from the
enqued DRR is present in the PCI Mini-ACE Mark3/Micro-ACE TE's
PCI interface. The successful completion is shown at the third read
request, which produces a Disconnect with Data.
This process applies to any memory read from legal address space
other than the PCI-ACE interface registers at BAR1 offset 800-81Ch.
FIGURE 12. PCI SINGLE MEMORY WRITE TO PCI MINI-ACE MARK3/MICRO-ACE TE
1
2
3
4
5
6
7
PCI single write to any legal memory location (C/BE# = 7h)
ADRS
DATA
7h
Byte Enables
0ns
50ns
100ns
150ns
I
PCICLK
IO
AD
I
C/BE[3:0]#
I
FRAME#
I
IRDY#
O
TRDY#
O
STOP#
O
DEVSEL#
INPUT HOLD TIME FROM CLK
th
INPUT SETUP TIME TO CLK
tsu
CLK TO SIGNAL VALID DELAY
tv
PARAMETER
SYMBOL
TABLE 62. PCI INTERFACE TIMINGS
0
7
2
MIN
11
MAX
ns
UNITS
相關(guān)PDF資料
PDF描述
BU-65843F3-320 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP80
BU-65864B3-E02 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, PBGA324
BU-61559D1-540Q 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
BU-61559D1-550S 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
BU-61559D1-680 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BU6574FV 制造商:ROHM 制造商全稱(chēng):Rohm 功能描述:Silicon monolithic integrated circuit
BU6574FV-E2 功能描述:IC ANALOG FRONT END SSOP20 RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
BU6577FV 制造商:ROHM 制造商全稱(chēng):Rohm 功能描述:Silicon monolithic integrated circuit
BU6577FV-E2 制造商:ROHM Semiconductor 功能描述:ANALOG FRONT END - Tape and Reel
BU6581KV 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:コミュニケーションLSI
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*