NOW
MEETS
1 MRAD
!
DESCRIPTION
DDC’s BU-61582 Space Advanced
Communication Engine (SP’ACE) is a
radiation hardened version of the BU-
61580 ACE terminal. DDC is able to
supply the BU-61582 with enhanced
screening for space and other high
reliability applications.
The BU-61582 provides a complete
integrated
BC/RT/MT
interface
between a host processor and a MIL-
STD-1553 bus. The BU-61582 pro-
vides functional and software compat-
ibility with the standard BU-61580
product and is packaged in the same
1.9-square-inch package footprint.
As an option, DDC can supply the
BU-61582 with space level screening.
This entails enhancements in the
areas of element evaluation and
screening procedures for active and
passive elements, as well as the man-
ufacturing and screening processes
used in producing the terminals.
The BU-61582 integrates dual trans-
ceiver, protocol, memory manage-
ment and processor interface logic,
and 16K words of RAM in the choice
of 70-pin DIP or flat pack packages.
Transceiverless versions may be
used with an external electrical or
fiber optic transceiver.
To minimize board space and ‘glue’
logic, the SP’ACE terminals provide
ultimate flexibility in interfacing to a
host processor and internal/external
RAM.
SPACE LEVEL MIL-STD-1553 BC/RT/MT
ADVANCED COMMUNICATION ENGINE
FEATURES
Radiation-Hardened to 1 MRad
Fully Integrated 1553 Terminal
Flexible Processor Interface
16K x 16 Internal RAM
Automatic BC Retries
Programmable BC Gap Times
BC Frame Auto-Repeat
Intelligent RT Data Buffering
Small Ceramic Package
Available to SMD 5962-96887
TRANSCEIVER
A
CH. A
TRANSCEIVER
B
CH. B
DUAL
ENCODER/DECODER,
MULTIPROTOCOL
AND
MEMORY
MANAGEMENT
RT ADDRESS
16KX16
SHARED
RAM
ADDRESS BUS
PROCESSOR
AND
MEMORY
INTERFACE
LOGIC
DATA BUS
D15-D0
A15-A0
DATA
BUFFERS
ADDRESS
BUFFERS
PROCESSOR
DATA BUS
PROCESSOR
ADDRESS BUS
MISCELLANEOUS
INCMD
CLK_IN, TAG_CLK,
MSTCLR,SSFLAG/EXT_TRG
RTAD4-RTAD0, RTADP
TRANSPARENT/BUFFERED, STRBD, SELECT,
RD/WR, MEM/REG, TRIGGER_SEL/MEMENA-IN,
MSB/LSB/DTGRT
IOEN, MEMENA-OUT, READYD
ADDR_LAT/MEMOE, ZERO_WAIT/MEMWR,
8/16-BIT/DTREQ, POLARITY_SEL/DTACK
INT
PROCESSOR
AND
MEMORY
CONTROL
INTERRUPT
REQUEST
FIGURE 1. BU-61582 BLOCK DIAGRAM
ACE User’s Guide
Also Available
BU-61582
1995, 1999 Data Device Corporation