- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375384 > AX88658AB (ASIX Electronics Corporation) 8-Port 10/100/1000BASE-T Ethernet Switch PDF資料下載
參數(shù)資料
| 型號： | AX88658AB |
| 廠商： | ASIX Electronics Corporation |
| 英文描述： | 8-Port 10/100/1000BASE-T Ethernet Switch |
| 中文描述： | 8端口10/100/1000BASE-T以太網(wǎng)交換機 |
| 文件頁數(shù)： | 13/36頁 |
| 文件大?。?/td> | 343K |
| 代理商： | AX88658AB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
ASIX ELECTRONICS CORPORATION
13
AX88658AB 8-Port 10/100/1000BASE-T Ethernet Switch
CONFIDENTIAL
3.0 Functional Description
3.1 Introduction
In general, the AX88658A device is a highly integrated Layer 2 switch. It supports eight 10/100/1000 ports with on-chip
MACs. It also supports integrated switching logic, packet queuing memory and packet storage memory. The AX88658A
is capable of routing-and-forwarding packets at wire speed on all ports regardless of packet size.
It is a low cost solution for eight ports Gigabit Ethernet backbone switch design. No CPU interface is required; After
power on reset, AX88658A provide an auto load configuration setting function through a 2 wire serial EEPROM
interface to access external EEPROM device, and AX88658A can easily be configured to support trunking, QoS, IEEE
802.3x flow control threshold setting, broadcast storm control ...etc functions. An overview of AX88658A’s major
functional blocks is shown in Fig-1.
3.2 Packet Filtering and Forwarding Process
The switch use simple store-and-forward algorithm as packet switching method. After receives incoming packets, the
packets will be stored to the embedded memory first. The AX88658A searches in the Address-Lookup Table with DA of
the packet. The packet will be forward to its destination port, if this packet’s DA hits; otherwise this packet will be
broadcasted. Of course, only good packets will be forward.
3.3 MAC Address Routing,
Learning and Aging Process
The switch supports 4K MAC entries for switching. Two-way dynamic address learning is performed by each good
unicast packet is completely received. And linear/XOR hash algorithm of the static address learning is achieved by
EEPROM configuration. On the other hand, the routing process is performed whenever the packet’s DA is captured. If
the DA can not get a hit result, the packet is going to broadcast.
Only the learned address entries are scheduled in the aging machine. If one station does not transmit any packet for a
period of time, the belonging MAC address will be kicked out from the address table. The aging out time can be program
automatically through the EEPROM configuration. (Default value is 300 seconds)
3.4 Full Duplex 802.3x Flow Control
In full duplex mode, AX88658A supports the standard flow control mechanism defined in IEEE 802.3x standard. It
enables the stopping of remote node transmissions via a PAUSE frame information interaction. When space of the packet
buffer is less than the initialization setting threshold value, AX88658A will send out a PAUSE-ON packet with pause
time equal to “xFFF” to stop the remote node transmission. And then AX88658A will send out a PAUSE-OFF packet
with pause time equal to zero to inform the remote node to retransmit packet if has enough space to receive packets.
3.5 Half Duplex Back Pressure Control
In half duplex mode, AX88658A provide a backpressure control mechanism to avoid dropping packets during network
conjection situation. When space of the packet buffer is less than the initialization setting threshold value, AX88658A
will send a JAM pattern in the input port when it senses an incoming packet, thus force a collision to make the remote
node transmission back off and will effectively avoid dropping packets. And then AX88658A will not send out a JAM
packet any more if has enough space to receive one packet.
3.6 MII Polling
The AX88658A supports PHY management through the serial MDIO/MDC interface. That is, the AX88658A access
related register of PHYs via MDIO/MDC interface after power on reset. The AX88658A will periodically and
continuously poll and update the link status and link partner’s ability which include speed, duplex mode, and 802.3x flow
control capable status of the connected PHY devices through MDIO/MDC serial interface.
3.7 Port-Based QoS: Port-Pair
相關PDF資料 |
PDF描述 |
|---|---|
| AX88772_07 | USB to 10/100 Fast Ethernet/HomePNA Controller |
| AX88772 | USB to 10/100 Fast Ethernet/HomePNA Controller |
| AX88780_07 | IC,D/A CONVERTER,MC144110DW, 6-BIT,5-15V,SOIC-20,3-7US SER. |
| AX88780 | High-Performance Non-PCI Single-Chip 32-bit 10/100M Fast Ethernet Controller |
| AX88790L | 10/100BASE 3-in-1 PCMCIA Fast Ethernet Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AX88760 | 制造商:ASIX 制造商全稱:ASIX 功能描述:AX88760 Product Introduction |
| AX88760LF | 制造商:ASIX Electronics Corporation 功能描述: |
| AX88772 | 制造商:ASIX 制造商全稱:ASIX 功能描述:USB to 10/100 Fast Ethernet/HomePNA Controller |
| AX88772_07 | 制造商:ASIX 制造商全稱:ASIX 功能描述:USB to 10/100 Fast Ethernet/HomePNA Controller |
| AX88772A | 制造商:ASIX 制造商全稱:ASIX 功能描述:USB 2.0 to 10/100M Fast Ethernet Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。