- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4113 > ATF22LV10CQZ-30XI (Atmel)IC PLD EE 30NS "QZ" PWR 24-TSSOP PDF資料下載
參數(shù)資料
| 型號： | ATF22LV10CQZ-30XI |
| 廠商： | Atmel |
| 文件頁數(shù)： | 16/19頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLD EE 30NS "QZ" PWR 24-TSSOP |
| 標準包裝： | 62 |
| 系列： | 22V10 |
| 可編程類型： | EE PLD |
| 宏單元數(shù)： | 10 |
| 輸入電壓： | 3.3V |
| 速度： | 30ns |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應商設(shè)備封裝： | 24-TSSOP |
| 包裝： | 管件 |
| 其它名稱： | ATF22LV10CQZ30XI |
6
0779M–PLD–7/10
Atmel ATF22LV10C(Q)Z
4.4
Input Test Waveforms
4.4.1
Input Test Waveforms and Measurement Levels
4.4.2
Output Test Loads
Note:
Similar competitors devices are specified with slightly different loads. These load differences may affect output signals’
delay and slew rate. Atmel devices are tested with sufficient margins to meet compatible device specification
conditions
4.5
Pin Capacitance
Table 4-1.
Pin Capacitance (f = 1MHz,T=25
C(1))
Note:
1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested
4.6
Power-up Reset
The registers in the Atmel ATF22LV10CZ/CQZ are designed to reset during power-up. At a point delayed slightly
from V
CC crossing VRST, all registers will be reset to the low state. The output state will depend on the polarity of the
buffer.
This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the
uncertainty of how V
CC actually rises in the system, the following conditions are required:
1.
The V
CC rise must be monotonic and start below 0.7V
2.
The clock must remain stable during T
PR
3.
After T
PR, all input and feedback setup times must be met before driving the clock pin high
4.7
Preload of Register Outputs
The ATF22LV10CZ/CQZ’s registers are provided with circuitry to allow loading of each register with either a high or
a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A
JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC
file preload sequence will be done automatically by most of the approved programmers after the programming.
Typ
Max
Units
Conditions
C
IN
5
8
pF
V
IN =0V
C
I/O
6
8
pF
V
OUT =0V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATF22LV10CQZ-30XC | IC PLD 30NS 24TSSOP |
| ATF22LV10CQZ-30SI | IC PLD EE 30NS "QZ" PWR 24-SOIC |
| ATF22LV10CQZ-30SC | IC PLD EE 30NS "QZ" PWR 24-SOIC |
| 1-1734839-6 | CONN FPC 16POS .5MM RT ANG SMD |
| IDT71421LA25JI8 | IC SRAM 16KBIT 25NS 52PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATF22LV10CQZ-30XU | 功能描述:SPLD - 簡單可編程邏輯器件 30 ns 24 I/O Pins 10 macorcells 10 reg RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池數(shù)量:10 最大工作頻率:66 MHz 延遲時間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風格:Through Hole 封裝 / 箱體:DIP-24 |
| ATF22LV10CZ | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Highperformance EE PLD |
| ATF22LV10CZ(CQZ) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ATF22LV10CZ(CQZ) [Updated 9/01. 13 Pages] 500 gate. wide 3V to 5.5V supply range. zero power electrically erasable PLD. 24 pins |
| ATF22LV10CZ_05 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Highperformance EE PLD |
| ATF22LV10CZ_10 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:High-performance Electrically Erasable Programmable Logic Device |
發(fā)布緊急采購，3分鐘左右您將得到回復。