- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3802 > AT32UC3L032-ZAUT (Atmel)IC MCU 32K FLASH 16K 48-VQFN PDF資料下載
參數(shù)資料
| 型號： | AT32UC3L032-ZAUT |
| 廠商： | Atmel |
| 文件頁數(shù)： | 92/174頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 32K FLASH 16K 48-VQFN |
| 產(chǎn)品培訓模塊： | MCU Product Line Introduction AVR® UC3 Introduction |
| 標準包裝： | 2,080 |
| 系列： | AVR®32 UC3 L |
| 核心處理器： | AVR |
| 芯體尺寸： | 32-位 |
| 速度： | 50MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設備： | 欠壓檢測/復位，DMA，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 36 |
| 程序存儲器容量： | 32KB（32K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 16K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 1.62 V ~ 3.6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 9x12b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 48-VFQFN 裸露焊盤 |
| 包裝： | 托盤 |
| 其它名稱： | 32UC3L032-ZAUT 32UC3L032-ZAUT-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁當前第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁
43
32099I–01/2012
AT32UC3L016/32/64
7.4.4
Peripheral Events
The PDCA peripheral events are connected via the Peripheral Event System. Refer to the
Peripheral Event System chapter for details.
7.5
Functional Description
7.5.1
Basic Operation
The PDCA consists of multiple independent PDCA channels, each capable of handling DMA
requests in parallel. Each PDCA channels contains a set of configuration registers which must
be configured to start a DMA transfer.
In this section the steps necessary to configure one PDCA channel is outlined.
The peripheral to transfer data to or from must be configured correctly in the Peripheral Select
Register (PSR). This is performed by writing the Peripheral Identity (PID) value for the corre-
sponding peripheral to the PID field in the PSR register. The PID also encodes the transfer
direction, i.e. memory to peripheral or peripheral to memory. See Section 7.5.6.
The transfer size must be written to the Transfer Size field in the Mode Register (MR.SIZE). The
size must match the data size produced or consumed by the selected peripheral. See Section
The memory address to transfer to or from, depending on the PSR, must be written to the Mem-
ory Address Register (MAR). For each transfer the memory address is increased by either a
one, two or four, depending on the size set in MR. See Section 7.5.2.
The number of data items to transfer is written to the TCR register. If the PDCA channel is
enabled, a transfer will start immediately after writing a non-zero value to TCR or the reload ver-
sion of TCR, TCRR. After each transfer the TCR value is decreased by one. Both MAR and TCR
can be read while the PDCA channel is active to monitor the DMA progress. See Section 7.5.3.
The channel must be enabled for a transfer to start. A channel is enable by writing a one to the
EN bit in the Control Register (CR).
7.5.2
Memory Pointer
Each channel has a 32-bit Memory Address Register (MAR). This register holds the memory
address for the next transfer to be performed. The register is automatically updated after each
transfer. The address will be increased by either one, two or four depending on the size of the
DMA transfer (byte, halfword or word). The MAR can be read at any time during transfer.
7.5.3
Transfer Counter
Each channel has a 16-bit Transfer Counter Register (TCR). This register must be written with
the number of transfers to be performed. The TCR register should contain the number of data
items to be transferred independently of the transfer size. The TCR can be read at any time dur-
ing transfer to see the number of remaining transfers.
7.5.4
Reload Registers
Both the MAR and the TCR have a reload register, respectively Memory Address Reload Regis-
ter (MARR) and Transfer Counter Reload Register (TCRR). These registers provide the
possibility for the PDCA to work on two memory buffers for each channel. When one buffer has
completed, MAR and TCR will be reloaded with the values in MARR and TCRR. The reload logic
is always enabled and will trigger if the TCR reaches zero while TCRR holds a non-zero value.
After reload, the MARR and TCRR registers are cleared.
相關PDF資料 |
PDF描述 |
|---|---|
| 35650-51 | BNC RES CAP/CHAIN 50 OHMS |
| ATMEGA644A-PU | IC MCU AVR 64K FLASH 40PDIP |
| 46650-51 | BNC RES CAP 50 OHMS |
| ATTINY26L-8SU | ID MCU AVR 2K 5V 8MHZ 20-SOIC |
| ATTINY26L-8MU | ID MCU AVR 2K 5V 8MHZ 32-QFN |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AT32UC3L064 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:32-bit Atmel AVR Microcontroller |
| AT32UC3L064_1 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:AVR32 32-bit Microcontroller |
| AT32UC3L064_10 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:32-bit AVR??Microcontroller |
| AT32UC3L064_11 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:32-bit Atmel AVR Microcontroller |
| AT32UC3L064-AUR | 功能描述:32位微控制器 - MCU UC3L-64KB Flash 85C RoHS:否 制造商:Texas Instruments 核心:C28x 處理器系列:TMS320F28x 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:90 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:26 KB 片上 ADC:Yes 工作電源電壓:2.97 V to 3.63 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:LQFP-80 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。