- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375306 > AM42DL640AG71IT (SPANSION LLC) Stacked Multi-Chip Package (MCP) Flash Memory and SRAM 64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only PDF資料下載
參數(shù)資料
| 型號： | AM42DL640AG71IT |
| 廠商： | SPANSION LLC |
| 元件分類： | 存儲器 |
| 英文描述： | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM 64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only |
| 中文描述： | SPECIALTY MEMORY CIRCUIT, PBGA73 |
| 封裝： | 8 X 11.60 MM, FBGA-73 |
| 文件頁數(shù)： | 56/62頁 |
| 文件大?。?/td> | 458K |
| 代理商： | AM42DL640AG71IT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當(dāng)前第56頁第57頁第58頁第59頁第60頁第61頁第62頁
October 22, 2002
Am42DL640AG
55
P R E L I M I N A R Y
AC CHARACTERISTICS
SRAM Write Cycle
Notes:
1. WE# controlled, if CIOs is low, ignore UB#s and LB#s timing.
2. t
CW
is measured from CE1#s going low to the end of write.
3. t
WR
is measured from the end of write to the address change. t
WR
applied in case a write ends as CE1#s or WE# going high.
4. t
AS
is measured from the address valid to the beginning of write.
5. A write occurs during the overlap (t
WP
) of low CE#1 and low WE#. A write begins when CE1#s goes low and WE# goes low when
asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A
write ends at the earliest transition when CE1#s goes high and WE# goes high. The t
WP
is measured from the beginning of write
to the end of write.
Figure 31.
SRAM Write Cycle—WE# Control
Parameter
Symbol
Description
Speed
Unit
71
70
85
t
WC
Write Cycle Time
Min
55
70
85
ns
t
Cw
Chip Enable to End of Write
Min
45
60
70
ns
t
AS
Address Setup Time
Min
0
ns
t
AW
Address Valid to End of Write
Min
45
60
70
ns
t
BW
UB#s, LB#s to End of Write
Min
45
60
70
ns
t
WP
Write Pulse Time
Min
40
50
60
ns
t
WR
Write Recovery Time
Min
0
ns
t
WHZ
Write to Output High-Z
Min
0
ns
Max
20
20
25
ns
t
DW
Data to Write Time Overlap
Min
25
30
35
ns
t
DH
Data Hold from Write Time
Min
0
ns
t
OW
End Write to Output Low-Z
min
5
ns
Address
CE1#s
Data Undefined
WE#
Data In
Data Out
t
WC
t
CW
(See Note 1)
t
AW
High-Z
High-Z
Data Valid
CE2s
t
CW
(See Note 1)
t
WP
(See Note 4)
t
AS
(See Note 3)
t
WR
t
DW
t
DH
t
OW
t
WHZ
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM42DL640AG85IT | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM 64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only |
| AM4406 | 2-PHASE HALF-WAVE HIGH VOLTAGE MOTOR PRE-DRIVER |
| AM4406M | 2-PHASE HALF-WAVE HIGH VOLTAGE MOTOR PRE-DRIVER |
| AM4406M-E1 | 2-PHASE HALF-WAVE HIGH VOLTAGE MOTOR PRE-DRIVER |
| AM4406MTR-E1 | 2-PHASE HALF-WAVE HIGH VOLTAGE MOTOR PRE-DRIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM42DL640AG85IS | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 16 Mbit (1 M x 16-Bit) Static RAM |
| AM42DL640AG85IT | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 16 Mbit (1 M x 16-Bit) Static RAM |
| AM42DL640AH | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Stacked MCP Flash Memory and SRAM. 64 Megabit (x8/x16) CMOS 3.0 Volt-only. Simultaneous Operation Flash Memory and 16 Mbit (1Mx16-Bit) Static RAM |
| AM42DL640AH70IS | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:64 Megabit (4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 16 Mbit (1 M x 16-Bit) Static RAM |
| AM42DL640AH70IT | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:64 Megabit (4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 16 Mbit (1 M x 16-Bit) Static RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。