- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄357583 > AEAT-84AD-LBSC0 SINGLE, 3 CHANNELS, ROTARY OPTICAL POSITION ENCODER PDF資料下載
參數(shù)資料
| 型號： | AEAT-84AD-LBSC0 |
| 元件分類： | 編、解碼器及復用、解復用 |
| 英文描述： | SINGLE, 3 CHANNELS, ROTARY OPTICAL POSITION ENCODER |
| 文件頁數(shù)： | 4/10頁 |
| 文件大小： | 512K |
| 代理商： | AEAT-84AD-LBSC0 |
4
Gray code-generation
For the readout schematic of the
multi-turn code gears, i.e. with the
user’s microcontroller, there must
be a logical replication of the V-bit
multiplexers. This can be done by a
bit manipulation or by look up
tables. Care needs to be taken with
the real time readout conditions.
The procedure is as follows :
1. The 3 bits ( MTDAT[2:0] ) of each
gear (C1[2:0] to C7[2:0]) are
continuously de-multiplexed.
Thus there are maximal 3 bits x
7gears = 21-bit AEAT-84AD data
in parallel.
2. Synchronous to the readout of
the single turn absolute encoder,
those
AEAT-84AD
(depending on the MSB bit, i.e.
SEL-bit, of the single turn
encoder)
needs
complemented to the complete
Gray code word (cascading).
3. The bit change of the complete
Gray code will be synchronized
by the single turn absolute
encoder and thus electronically
eliminating gear play.
The logic diagram for ONE gear is
shown in the following diagram (V-
bit-Multiplexer), Figure 4.
bits
to
be
Logic Diagram
Figure 4. Logic Diagram and Truth Table for one of the gear wheels
(Code-Wheel x)
From MTDAT-Demux
SEL
Cx[0]
Cx[2]
Cx[1]
D1
1S
Y
0
S
1
XOR
S
1
Y
0
D2
Y
1S
0
0
Y
4x MUX2
V2
(V-Bit2)
(Data-Bit2)
(Data-Bit1)
1
1
0
0
0
0
0
1
0
0
1
0
0
0
1
1
0
0
0
0
1
1
0
0
1
1
1
1
0
1
1
1
1
1
0
1
0
0
1
0
1
1
1
1
1
1
1
1
0
0
1
0
0
1
1
1
1
1
1
1
1
0
0
0
1
0
0
0
1
1
0
1
1
1
0
0
1
1
1
1
1
1
0
1
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
0
SEL
Cx[0]
0
0
0
0
Cx[2]
Cx[1]
0
0
0
0
D1
D2
0
0
V2
相關PDF資料 |
PDF描述 |
|---|---|
| AEDS-96E1-R10 | SINGLE, 2 CHANNELS, LINEAR OPTICAL POSITION ENCODER |
| AEDT-9140-B00 | SINGLE, 3 CHANNELS, ROTARY OPTICAL POSITION ENCODER |
| AEPDS1M8LB-12S | x8 Static Column Mode DRAM Module |
| AEPDH1M8LB-10 | Low Power, Low Noise, Quad Universal Filter Building Block; Package: SO; No of Pins: 16; Temperature Range: 0°C to +70°C |
| AEPDH4M9L-80 | x9 DRAM Module， Undefined Architecture |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AEAT-84AD-LBSF0 | 功能描述:編碼器 14Bits Multiturn Encoder RoHS:否 制造商:Avago Technologies 產(chǎn)品:Optical Encoders 類型:Absolute 每轉(zhuǎn)脈沖: 制動器數(shù)量: 通道數(shù)量:2 安裝風格:Through Hole 端接類型:Solder Pin 輸出: 軸類型: 帶開關: 電源電壓:5 V 工作溫度范圍:- 40 C to + 115 C |
| AEAT-86AD-LASC0 | 功能描述:編碼器 12Bits Multiturn Encoder RoHS:否 制造商:Avago Technologies 產(chǎn)品:Optical Encoders 類型:Absolute 每轉(zhuǎn)脈沖: 制動器數(shù)量: 通道數(shù)量:2 安裝風格:Through Hole 端接類型:Solder Pin 輸出: 軸類型: 帶開關: 電源電壓:5 V 工作溫度范圍:- 40 C to + 115 C |
| AEAT-86AD-LASF0 | 功能描述:編碼器 14Bits Multiturn Encoder RoHS:否 制造商:Avago Technologies 產(chǎn)品:Optical Encoders 類型:Absolute 每轉(zhuǎn)脈沖: 制動器數(shù)量: 通道數(shù)量:2 安裝風格:Through Hole 端接類型:Solder Pin 輸出: 軸類型: 帶開關: 電源電壓:5 V 工作溫度范圍:- 40 C to + 115 C |
| AEAT-86AD-LCSC0 | 功能描述:編碼器 12Bits Multiturn Encoder RoHS:否 制造商:Avago Technologies 產(chǎn)品:Optical Encoders 類型:Absolute 每轉(zhuǎn)脈沖: 制動器數(shù)量: 通道數(shù)量:2 安裝風格:Through Hole 端接類型:Solder Pin 輸出: 軸類型: 帶開關: 電源電壓:5 V 工作溫度范圍:- 40 C to + 115 C |
| AEAT-86AD-LCSF0 | 功能描述:編碼器 14Bits Multiturn Encoder RoHS:否 制造商:Avago Technologies 產(chǎn)品:Optical Encoders 類型:Absolute 每轉(zhuǎn)脈沖: 制動器數(shù)量: 通道數(shù)量:2 安裝風格:Through Hole 端接類型:Solder Pin 輸出: 軸類型: 帶開關: 電源電壓:5 V 工作溫度范圍:- 40 C to + 115 C |
發(fā)布緊急采購，3分鐘左右您將得到回復。