- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1901 > ADV7181CBSTZ (Analog Devices Inc)IC VIDEO DECODER SDTV RGB 64LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7181CBSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 6/20頁(yè) |
| 文件大小： | 0K |
| 描述： | IC VIDEO DECODER SDTV RGB 64LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 視頻解碼器 |
| 應(yīng)用： | HDTV |
| 電壓 - 電源，模擬： | 3.15 V ~ 3.45 V |
| 電壓 - 電源，數(shù)字： | 1.65 V ~ 2 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 托盤 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
ADV7181C
Data Sheet
Rev. E | Page 14 of 20
DETAILED DESCRIPTION
ANALOG FRONT END
The ADV7181C analog front end comprises four 10-bit ADCs
that digitize the analog video signal before applying it to the SDP
or CP. The analog front end uses differential channels to each
ADC to ensure high performance in a mixed-signal application.
The front end also includes a 6-channel input mux that enables
multiple video signals to be applied to the ADV7181C. Current
and voltage clamps are positioned in front of each ADC to ensure
that the video signal remains within the range of the converter.
Fine clamping of the video signals is performed downstream by
digital fine clamping in either the CP or SDP.
Optional antialiasing filters are positioned in front of each ADC.
These filters can be used to band-limit standard definition
video signals, removing spurious out-of-band noise.
The ADCs are configured to run in 4× oversampling mode
when decoding composite and S-Video inputs; 2× oversampling
is performed for component 525i, 625i, 525p, and 625p sources.
All other video standards are 1× oversampled. Oversampling
the video signals reduces the cost and complexity of external
antialiasing filters with the benefit of an increased signal-to-
noise ratio (SNR).
The ADV7181C can support simultaneous processing of CVBS
and RGB standard definition signals to enable SCART compati-
bility and overlay functionality. A combination of CVBS and
RGB inputs can be mixed and output under the control of the
I2C registers and the fast blank pin.
STANDARD DEFINITION PROCESSOR (SDP)
The SDP section is capable of decoding a large selection of
baseband video signals in composite, S-Video, and YUV
formats. The video standards supported by the SDP include
PAL B/D/I/G/H, PAL60, PAL M, PAL N, NTSC M/J, NTSC 4.43,
and SECAM B/D/G/K/L. The ADV7181C automatically detects
the video standard and processes it accordingly.
The SDP has a 5-line super adaptive 2D comb filter that gives
superior chrominance and luminance separation when decoding a
composite video signal. This highly adaptive filter automatically
adjusts its processing mode according to video standards and
signal quality with no user intervention required. The SDP has
an IF filter block that compensates for attenuation in the high
frequency luma spectrum due to the tuner SAW filter.
The SDP has specific luminance and chrominance parameter
control for brightness, contrast, saturation, and hue.
The ADV7181C implements a patented ADLLT algorithm to
track varying video line lengths from sources such as a VCR.
ADLLT enables the ADV7181C to track and decode poor
quality video sources such as VCRs, noisy sources from tuner
outputs, VCD players, and camcorders. The SDP also contains a
chroma transient improvement (CTI) processor. This processor
increases the edge rate on chroma transitions, resulting in a
sharper video image.
The SDP can process a variety of VBI data services, such as
teletext, closed captioning (CC), wide screen signaling (WSS),
video programming system (VPS), vertical interval time codes
(VITC), copy generation management system (CGMS), GemStar
1×/2×, and extended data service (XDS). The ADV7181C SDP
section has a Macrovision 7.1 detection circuit that allows it
to detect Type I, Type II, and Type III protection levels. The
decoder is also fully robust to all Macrovision signal inputs.
COMPONENT PROCESSOR (CP)
The CP section is capable of decoding/digitizing a wide range of
component video formats in any color space. Component video
standards supported by the CP are 525i, 625i, 525p, 625p, 720p,
1080i, graphics up to XGA at 70 Hz, and many other standards.
The CP section of the ADV7181C contains an AGC block.
When no embedded synchronization is present, the video
gain can be set manually. The AGC section is followed by a
digital clamp circuit that ensures the video signal is clamped to
the correct blanking level. Automatic adjustments within the
CP include gain (contrast) and offset (brightness); manual
adjustment controls are also supported.
A fixed mode graphics RGB to component output is available.
A color space conversion matrix is placed between the analog
front end and the CP section. This enables YPrPb-to-DDR RGB
and RGB-to-YCrCb conversions. Many other standards of color
space can be implemented using the color space converter.
The output section of the CP is highly flexible. It can be confi-
gured in SDR mode with one data packet per clock cycle or in
a DDR mode where data is presented on the rising and falling
edges of the clock. In SDR mode, a 20-bit 4:2:2 is possible. In
these modes, HS/CS, VS, and FIELD/DE (where applicable)
timing reference signals are provided. In DDR mode, the
ADV7181C can be configured in an 8-bit 4:2:2 YCrCb or
12-bit 4:4:4 RGB pixel output interface with corresponding
timing signals.
The CP section contains circuitry to enable the detection of
Macrovision encoded YPrPb signals for 525i, 625i, 525p, and
625p. It is designed to be fully robust when decoding these
types of signals.
VBI extraction of component data is performed by the CP
section of the ADV7181C for interlaced, progressive, and high
definition scanning rates. The data extracted can be read back
over the I2C interface.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7181DWBCPZ-RL | IC VIDEO DECODER SD/HD 64LFCSP |
| ADV7183BBSTZ | IC VIDEO DECODER NTSC 80-LQFP |
| ADV7184BSTZ | IC DECODER VID SDTV MULTI 80LQFP |
| ADV7188BSTZ | IC DECODER VID MULTIFORM 80LQFP |
| ADV7189BBSTZ | IC VIDEO DECODER SDTV 80-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7181CBSTZ-REEL | 功能描述:IC VIDEO DECODER SDTV RGB 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| ADV7181CWBSTZ | 制造商:Analog Devices 功能描述:Video Decoder 4ADC 10-Bit 64-Pin LQFP 制造商:Analog Devices 功能描述:10-BIT, INTEGRATED, MULTIFORMAT SDTV VIDEO DECODER AND RGB G - Rail/Tube |
| ADV7181CWBSTZ-REEL | 功能描述:Video Decoder IC HDTV 64-LQFP (10x10) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 類型:視頻解碼器 應(yīng)用:HDTV 電壓 - 電源，模擬:3.15 V ~ 3.45 V 電壓 - 電源，數(shù)字:1.65 V ~ 2 V 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商器件封裝:64-LQFP（10x10） 標(biāo)準(zhǔn)包裝:1,500 |
| ADV7181D | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 10-Channel, Multiformat SDTV/HDTV |
| ADV7181DBCPZ | 制造商:Analog Devices 功能描述:10-BIT, 10 CHANNEL MULTIFORMAT SDTV/HDTV VIDEO DECODER AND R - Trays 制造商:Analog Devices 功能描述:10-BIT SD/HD VIDEO DECODER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。