參數(shù)資料
型號(hào): ADV7179KCP-REEL
廠商: ANALOG DEVICES INC
元件分類: 顏色信號(hào)轉(zhuǎn)換
英文描述: Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
中文描述: COLOR SIGNAL ENCODER, QCC40
封裝: 6 X 6 MM, MO-220VJJD-2, LFCSP-40
文件頁(yè)數(shù): 32/52頁(yè)
文件大?。?/td> 488K
代理商: ADV7179KCP-REEL
ADV7174/ADV7179
MODE REGISTER 4 (MR4)
Bits:
Address:
Rev. A | Page 32 of 52
MR47–MR40
SR4–SR0 = 04H
Mode Register 4 is an 8-bit-wide register. Figure 42 shows the various operations under the control of Mode Register 4.
MR41
MR40
MR47
MR42
MR44
MR43
MR45
MR46
OUTPUT SELECT
MR40
0
1
YC OUTPUT
RGB/YPbPr OUTPUT
RGB SYNC
MR42
0
1
DISABLE
ENABLE
PEDESTAL
CONTROL
0
1
PEDESTAL OFF
PEDESTAL ON
MR44
SLEEP MODE
CONTROL
MR46
0
1
DISABLE
ENABLE
ACTIVE VIDEO
FILTER CONTROL
MR45
0
1
DISABLE
ENABLE
MR47
(0)
ZERO SHOULD
BE WRITTEN TO
THIS BIT
VSYNC_3H
MR43
0
1
DISABLE
ENABLE
RGB/YUV
CONTROL
0
1
RGB OUTPUT
YPbPr OUTPUT
MR41
0
Figure 42. Mode Register 4
Table 14. MR4 Bit Description
Bit Name
Output Select
RGB/YPbPr Control
RGB Sync
Bit No.
MR40
MR41
MR42
Description
This bit specifies if the part is in composite video or RGB/YPbPr mode.
This bit enables the output from the RGB DACs to be set to YPbPr output video standard.
This bit is used to set up the RGB outputs with the sync information encoded on all RGB
outputs.
When this bit is enabled (1) in slave mode, it is possible to drive the VSYNC active low
input for 2.5 lines in PAL mode and three lines in NTSC mode. When this bit is enabled in
master mode, the ADV7174/ADV7179 outputs an active low VSYNC signal for three lines
in NTSC mode and 2.5 lines in PAL mode.
This bit specifies whether a pedestal is to be generated on the NTSC composite video
signal. This bit is invalid if the ADV7174/ ADV7179 is configured in PAL mode.
This bit controls the filter mode applied outside the active video portion of the line. This
filter ensures that the sync rise and fall times are always on spec regardless of which luma
filter is selected. A Logic 1 enables this mode.
When this bit is set (1), sleep mode is enabled. With this mode enabled, the
ADV7174/ADV7179 power consumption is reduced to typically 200 nA. The I
2
C registers
can be written to and read from when the ADV7174/ADV7179 is in sleep mode. If MR46 is
set to a (0) when the device is in sleep mode, the ADV7174/ADV7179 comes out of sleep
mode and resumes normal operation. Also, if the RESET signal is applied during sleep
mode, the ADV7174/ADV7179 comes out of sleep mode and resumes normal operation.
A Logic 0 should be written to this bit.
VSYNC_3H
MR43
Pedestal Control
MR44
Active Video Filter Control
MR45
Sleep Mode Control
MR46
Reserved
MR47
相關(guān)PDF資料
PDF描述
ADV7175A High Quality, 10-Bit, Digital CCIR-601 to PAL/NTSC Video Encoder
ADV7175AKS High Quality, 10-Bit, Digital CCIR-601 to PAL/NTSC Video Encoder
ADV7176A High Quality, 10-Bit, Digital CCIR-601 to PAL/NTSC Video Encoder
ADV7176AKS High Quality, 10-Bit, Digital CCIR-601 to PAL/NTSC Video Encoder
ADV7176A* High Quality. 10-Bit. Digital CCIR-601 to PAL/NTSC Video Encoder
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7179KCP-REEL1 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7179KCPZ 功能描述:IC ENCODER VID NTSC/PAL 40LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
ADV7179KCPZ2 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7179KCPZ-REEL 功能描述:IC ENCODER VID NTSC/PAL 40LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
ADV7179KCPZ-REEL2 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management