參數(shù)資料
型號: ADV7172KSTZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 26/60頁
文件大?。?/td> 0K
描述: IC DAC VIDEO NTSC 6-CH 48-LQFP
標(biāo)準(zhǔn)包裝: 1
類型: 視頻編碼器
應(yīng)用: 多媒體
電壓 - 電源,模擬: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 標(biāo)準(zhǔn)包裝
其它名稱: ADV7172KSTZ-REELDKR
REV. B
ADV7172/ADV7173
–32–
MODE REGISTER 6 MR6 (MR67–MR60)
(Address (SR4–SR0) = 06H)
Mode Register 6 is an 8-bit-wide register. Figure 50 shows the
various operations under the control of Mode Register 6.
MR6 BIT DESCRIPTION
Power-Up Sleep Mode Control (MR60)
After reset this bit is set to “0,” if both SCRESET/RTC and
NTSC_PAL pins are tied high, the part will power-up in sleep
mode (to facilitate low power consumption before the I
2C is
initialized). When this bit is set to “1” (via the I
2C), sleep mode
control passes to Mode Register 2, Bit 7.
Reserved (MR61)
A Logic “0” must be written to this bit.
Luma Autodetect Control (MR62)
This bit controls which mode of autodetect operation is being
used on the luma DAC (DAC B) on the ADV7172/ADV7173.
If this bit is set (“0”), Mode 0 is on; if this bit is set (“1”), then
Mode 1 is being used.
Composite Autodetect Control (MR63)
This bit controls which mode of autodetect operation is being
used on the composite DAC (DAC A) on the ADV7172/
ADV7173. If this bit is set (“0”), Mode 0 is on; if this bit is set
(“1”), then Mode 1 is being used.
DAC Termination Control (MR64)
This bit controls the load termination resistance detected by the
autodetect functionality. If this bit is set (“0”), the autodetect
feature is used to determine if a 75
termination is present. If
this bit is set to (“1”), the autodetect feature is used to indicate
if a 150
termination is present.
Reserved (MR65)
A Logic “0” must be written to this bit.
Luma DAC Status Bit (MR66)
This bit is a read-only status bit for the autodetect feature of
the ADV7172/ADV7173 and may be read to check whether
or not the composite DAC is terminated. If this bit is set (“1”),
there is no termination; if this bit is set (“0”), the composite DAC
is terminated.
Composite DAC Status Bit (MR67)
This bit is a read only status bit for the autodetect feature of the
ADV7172/ADV7173 and may be read to check whether or not
the luma DAC is terminated. If this bit is set (“1”), there is no
termination. If this bit is set (“0”), the luma DAC is terminated.
MR61
MR60
MR67
MR62
MR64
MR63
MR65
MR66
COMPOSITE
DAC STATUS BIT
0
NOT TERMINATED
1
TERMINATED
MR67
DAC TERMINATION
CONTROL
01
MODE
12
MODE
MR64
LUMA DAC
STATUS BIT
0
NOT TERMINATED
1
TERMINATED
MR66
COMP AUTODETECT
CONTROL
0
MODE 0
1
MODE 1
MR63
LUMA AUTODETECT
CONTROL
0
MODE 0
1
MODE 1
MR62
MR61
ZERO SHOULD
BE WRITTEN TO
THIS BIT
POWER-UP SLEEP
MODE CONTROL
0
ENABLE
1
DISABLE
MR60
ZERO SHOULD
BE WRITTEN TO
THIS BIT
MR65
Figure 50. Mode Register 6 (MR6)
相關(guān)PDF資料
PDF描述
ADV7177KSZ-REEL IC DAC VIDEO NTSC 3-CH 44MQFP
ADV7179KCPZ-REEL IC ENCODER VID NTSC/PAL 40LFCSP
ADV7181CBSTZ IC VIDEO DECODER SDTV RGB 64LQFP
ADV7181DWBCPZ-RL IC VIDEO DECODER SD/HD 64LFCSP
ADV7183BBSTZ IC VIDEO DECODER NTSC 80-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7173 制造商:AD 制造商全稱:Analog Devices 功能描述:Digital PAL/NTSC Video Encoder with Six DACs 10 Bits, Color Control and Enhanced Power Management
ADV7173KST 制造商:Rochester Electronics LLC 功能描述:6-DAC NTSC/PAL ENCODER I.C. - Tape and Reel 制造商:Analog Devices 功能描述:IC VIDEO ENCODER
ADV7173KST-REEL 制造商:Analog Devices 功能描述:Video Encoder 6DAC 10-Bit 48-Pin LQFP T/R
ADV7173KSTZ 功能描述:IC DAC VIDEO NTSC 6-CH 48LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799