- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374045 > ADV7152LS170 (ANALOG DEVICES INC) CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7152LS170 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 顯示控制器 |
| 英文描述： | CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC |
| 中文描述： | PALETTE-DAC DSPL CTLR, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁數(shù)： | 19/32頁 |
| 文件大?。?/td> | 454K |
| 代理商： | ADV7152LS170 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
ADV7152
–19–
REV. B
DAC T est Register
(Address Reg (A7–A0) = 01H)
T his register is used when the device is in test/diagnostic mode.
It is a 30-bit (10 bits each for RED, GREEN and BLUE) wide
read-only register which allows MPU access to the DAC port,
see “T est Diagnostic” section.
SYNC
,
BLANK
and I
PLL
T est Register
(Address Reg (A7–A0) = 02H)
T his register is used when the device is in test/diagnostic mode.
It is a 3-bit wide (3 LSBs) read/write register which allows
MPU access to these particular pixel control bits, see “T est
Diagnostic” section.
ID Register
(Address Reg (A7–A0) = 03H)
T his is an 8-bit wide “Identification” read-only register. For the
ADV7152 it will always return the hexadecimal value 8CH.
Pixel Mask Register (Address Reg (A7–A0) = 04H)
T he contents of the pixel mask register are individually bit-wise
logically AND-ed with the Red, Green and Blue pixel input
stream of data. It is an 8-bit read/write register with D0 corre-
sponding to R0, G0 and B0. For normal operation, this register
is set with FFH.
COMMAND RE GIST E R 1 (CR1)
(Address Reg (A7–A0) = 05H)
T his register contains a number of control bits as shown in the
diagram. CR1 is a 10-bit wide register. However for program-
ming purposes, it may be considered as an 8-bit wide register
(CR18 to CR19 are reserved).
T he diagram below shows the various operations under the con-
trol of CR1. T his register can be read from as well as written to. In
write mode, “0” should be written to CR11 and CR13–CR17.
In read mode, CR11 and CR13–CR19 are returned as zeros.
COMMAND RE GIST E R 1 BIT DE SCRIPT ION
Calibration Control (CR10)
T his bit automatically calibrates the onboard L OAD IN/
LOADOUT synchronization circuit. MR15 of Mode Register
MR1 must be set to “0.”
SYNCOUT
Control (CR12)
T his bit specified whether the video
SYNCOUT
signal is to be
enabled. On power up a “0” is written to the bit and
“
SYNCOUT
” is set three-state.
CR12
0 DISABLE
1 ENABLE
SYNCOUT
SYNCOUT CONTROL
CR12
CR11
CR10
CALIBRATION CONTROL
CR10
0 DISABLE
1 CALIBRATES
ON EVERY
VERTICAL
SYNC
(MR15=0)
CR11
(0)
THIS BIT
SHOULD BE
SET TO ZERO
CR17–CR13
(00000)
THESE BITS
SHOULD BE
SET TO ZERO
CR13
CR14
CR15
CR16
CR17
CR18
CR19
RESERVED
*
THESE BITS ARE READ-ONLY RESERVED BITS.
A READ CYCLE WILL RETURN ZEROS "00."
*
Command Register 1 (CR1) (CR19–CR10)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7152LS220 | CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC |
| ADV7160 | 96-Bit, 220 MHz True-Color Video RAM-DAC(96位,220MHz,真彩色視頻RAM-D/A轉(zhuǎn)換器) |
| ADV7162 | 96-Bit, 220 MHz True-Color Video RAM-DAC(96位,220MHz,真彩色視頻RAM-D/A轉(zhuǎn)換器) |
| ADV7162KS140 | 96-Bit, 220 MHz True-Color Video RAM-DAC |
| ADV7162KS170 | 96-Bit, 220 MHz True-Color Video RAM-DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7152LS220 | 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:PALETTE-DAC DSPL CTLR, PQFP100 |
| ADV7152LS85 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 220 MHz True-Color Graphics Triple 10-Bit Video RAM-DAC |
| ADV7160 | 制造商:AD 制造商全稱:Analog Devices 功能描述:96-Bit, 220 MHz True-Color Video RAM-DAC |
| ADV7160KS140 | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:220 MHZ VIDEO RAM DAC I.C. - Bulk |
| ADV7160KS170 | 制造商:Analog Devices 功能描述:DAC 3-CH Segment 10-bit 160-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:220 MHZ VIDEO RAM DAC I.C. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。