- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374045 > ADV7123JST330 (ANALOG DEVICES INC) CMOS, 240 MHz Triple 10-Bit High Speed Video DAC PDF資料下載
參數(shù)資料
| 型號： | ADV7123JST330 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | CMOS, 240 MHz Triple 10-Bit High Speed Video DAC |
| 中文描述： | PARALLEL, WORD INPUT LOADING, 10-BIT DAC, PQFP48 |
| 封裝： | PLASTIC, LQFP-48 |
| 文件頁數(shù)： | 13/20頁 |
| 文件大小： | 342K |
| 代理商： | ADV7123JST330 |
ADV7123
–13–
REV. B
CIRCUIT DESCRIPTION AND OPERATION
The ADV7123 contains three 10-bit D/A converters, with three
input channels, each containing a 10-bit register. Also integrated
on board the part is a reference amplifier. CRT control functions
BLANK
and
SYNC
are integrated on board the ADV7123.
Digital Inputs
Thirty bits of pixel data (color information) R0–R9, G0–G9,
and B0–B9 are latched into the device on the rising edge of each
clock cycle. This data is presented to the three 10-bit DACs and
then converted to three analog (RGB) output waveforms. See
Figure 2.
CLOCK
DATA
ANALOG OUTPUTS
(IOR, IOG, IOB
IOR
,
IOG
,
IOB
)
DIGITAL INPUTS
(R9–R0, G9–G0, B9–B0,
SYNC
,
BLANK
)
Figure 2. Video Data Input/Output
The ADV7123 has two additional control signals that are
latched to the analog video outputs in a similar fashion.
BLANK
and
SYNC
are each latched on the rising edge of CLOCK to
maintain synchronization with the pixel data stream.
The
BLANK
and
SYNC
functions allow for the encoding of
these video synchronization signals onto the RGB video output.
This is done by adding appropriately weighted current sources
to the analog outputs, as determined by the logic levels on the
BLANK
and
SYNC
digital inputs. Figure 3 shows the analog
output, RGB video waveform of the ADV7123. The influence of
SYNC
and
BLANK
on the analog video waveform is illustrated.
Table I details the resultant effect on the analog outputs of
BLANK
and
SYNC
.
All these digital inputs are specified to accept TTL logic levels.
Clock Input
The CLOCK input of the ADV7123 is typically the pixel clock
rate of the system. It is also known as the dot rate. The dot rate,
and thus the required CLOCK frequency, will be determined by
the on-screen resolution according to the following equation:
Dot Rate
= (
Horiz Res
)
×
(
Vert Res
)
×
(
Refresh Rate
)/
(
Retrace Factor
)
Horiz Res
= Number of Pixels/Line.
Vert Res
= Number of Lines/Frame.
Refresh Rate
= Horizontal Scan Rate. This is the rate at
which the screen must be refreshed,
typically 60 Hz for a noninterlaced system
or 30 Hz for an interlaced system.
Retrace Factor
= Total Blank Time Factor. This takes into
account that the display is blanked for a
certain fraction of the total duration of
each frame (e.g., 0.8).
Table I. Video Output Truth Table (R
SET
= 530 , R
LOAD
= 37.5 )
DAC
Input Data
Description
IOG (mA)
IOG
(mA)
IOR/IOB
IOR
/
IOB
SYNC
BLANK
WHITE LEVEL
VIDEO
VIDEO to
BLANK
BLACK LEVEL
BLACK to
BLANK
BLANK
LEVEL
SYNC
LEVEL
26.67
Video + 8.05
Video
8.05
0
8.05
0
0
18.62 – Video
18.62 – Video
18.62
18.62
18.62
18.62
18.62
Video
Video
0
0
0
0
0
18.62 – Video
18.62 – Video
18.62
18.62
18.62
18.62
1
1
0
1
0
1
0
1
1
1
1
1
0
0
3FFH
Data
Data
000H
000H
xxxH
xxxH
RED, BLUE
GREEN
mA
V
mA
V
18.62
0.7
26.67
1.000
0
0
8.05
0.3
0
0
WHITE LEVEL
BLANK
LEVEL
SYNC
LEVEL
100 IRE
43 IRE
NOTES:
1. OUTPUTS CONNECTED TO A DOUBLY TERMINATED 75 LOAD.
2. V
REF
= 1.235V, R
SET
= 530 .
3. RS-343A LEVELS AND TOLERANCES ASSUMED ON ALL LEVELS.
Figure 3. RGB Video Output Waveform
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7123JST240 | CMOS, 240 MHz Triple 10-Bit High Speed Video DAC |
| ADV7123 | CMOS, 240 MHz Triple 10-Bit High Speed Video DAC(240MHz三通道10位高速視頻D/A轉換器) |
| ADV7125JST240 | CMOS, 330 MHz Triple 8-Bit High Speed Video DAC |
| ADV7125JST330 | CMOS, 330 MHz Triple 8-Bit High Speed Video DAC |
| ADV7125 | CMOS, 330 MHz Triple 8-Bit High Speed Video DAC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7123JSTZ240 | 功能描述:IC DAC VIDEO TRPL HI SPD 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| ADV7123JSTZ240 | 制造商:Analog Devices 功能描述:D/A Converter (D-A) IC |
| ADV7123JSTZ240-RL | 功能描述:IC DAC VIDEO 3-CH 240MHZ 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 標準包裝:47 系列:- 設置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| ADV7123JSTZ240TMP | 制造商:Analog Devices 功能描述: |
| ADV7123JSTZ330 | 功能描述:IC DAC VIDEO 3CH 330MHZ 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
發(fā)布緊急采購，3分鐘左右您將得到回復。