![](http://datasheet.mmic.net.cn/310000/ADUM3200BRZ_datasheet_16243768/ADUM3200BRZ_1.png)
Dual-Channel, Digital Isolators,
Enhanced System-Level ESD Reliability
ADuM3200/ADuM3201
FEATURES
Enhanced system-level ESD performance per IEC 61000-4-x
Narrow body, 8-lead SOIC, Pb-free package
Low power operation
5 V operation
1.6 mA per channel maximum @ 0 Mbps to 2 Mbps
3.7 mA per channel maximum @ 10 Mbps
7.5 mA per channel maximum @ 25 Mbps
3 V operation
1.4 mA per channel maximum @ 0 Mbps to 2 Mbps
2.4 mA per channel maximum @ 10 Mbps
4.6 mA per channel maximum @ 25 Mbps
Bidirectional communication
3 V/5 V level translation
High temperature operation: 105°C
High data rate: dc to 25 Mbps (NRZ)
Precise timing characteristics
3 ns maximum pulse-width distortion
3 ns maximum channel-to-channel matching
High common-mode transient immunity: >25 kV/μs
Safety and regulatory approvals
UL recognition: 2500 V rms for 1 minute per UL 1577
CSA Component Acceptance Notice #5A
VDE Certificate of Conformity
DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01
DIN EN 60950 (VDE 0805): 2001-12; DIN EN 60950: 2000
V
IORM
= 560 V peak
APPLICATIONS
Size-critical multichannel isolation
SPI interface/data converter isolation
RS-232/RS-422/RS-485 transceiver isolation
Digital field bus isolation
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
2006 Analog Devices, Inc. All rights reserved.
www.analog.com
1
Protected by U.S. Patents 5,952,849; 6,873,065; and other pending patents.
GENERAL DESCRIPTION
The ADuM320x
1
are dual-channel, digital isolators based on
Analog Devices’
i
Coupler technology. Combining high speed
CMOS and monolithic transformer technology, these isolation
components provide outstanding performance characteristics
superior to alternatives such as optocoupler devices.
By avoiding the use of LEDs and photodiodes,
i
Coupler devices
remove the design difficulties commonly associated with
optocouplers. The typical optocoupler concerns regarding
uncertain current transfer ratios, nonlinear transfer functions,
and temperature and lifetime effects are eliminated with the
simple
i
Coupler digital interfaces and stable performance
characteristics. The need for external drivers and other discrete
components is eliminated with these
i
Coupler products.
Furthermore,
i
Coupler devices consume one-tenth to one-sixth
the power of optocouplers at comparable signal data rates.
The ADuM320x isolators provide two independent isolation
channels in a variety of channel configurations and data rates
(see the Ordering Guide). Both parts operate with the supply
voltage on either side ranging from 2.7 V to 5.5 V, providing
compatibility with lower voltage systems as well as enabling a
voltage translation functionality across the isolation barrier. The
ADuM320x isolators have a patented refresh feature that ensures
dc correctness in the absence of input logic transitions and
during power-up/power-down conditions.
In comparison to the ADuM120x isolators, the ADuM320x
isolators contain various circuit and layout changes to provide
increased capability relative to system-level IEC 61000-4-x
testing (ESD, burst, surge). The precise capability in these tests
for either the ADuM120x or ADuM320x products is strongly
determined by the design and layout of the user’s board or
module. For more information, see
Application Note AN-793,
ESD/Latch-Up Considerations with
i
Coupler Isolation Products
.
FUNCTIONAL BLOCK DIAGRAMS
ENCODE
DECODE
ENCODE
DECODE
V
DD1
V
IA
V
IB
GND
1
V
DD2
V
OA
V
OB
GND
2
1
2
3
4
8
7
6
5
0
Figure 1. ADuM3200 Functional Block Diagram
ENCODE
DECODE
DECODE
ENCODE
V
DD1
V
OA
V
IB
GND
1
V
DD2
V
IA
V
OB
GND
2
1
2
3
4
8
7
6
5
0
Figure 2. ADuM3201 Functional Block Diagram