參數(shù)資料
型號(hào): ADUC831BCP
廠(chǎng)商: ANALOG DEVICES INC
元件分類(lèi): 微控制器/微處理器
英文描述: Circular Connector; No. of Contacts:6; Series:LJT07R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:9; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:9-35
中文描述: 8-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, QCC56
封裝: 8 X 8 MM, LEAD FRAME, CSP-56
文件頁(yè)數(shù): 62/76頁(yè)
文件大小: 1211K
代理商: ADUC831BCP
REV. 0
–62–
ADuC831
As an alternative to providing two separate power supplies, the
user can help keep AV
DD
quiet by placing a small series resistor
and/or ferrite bead between it and DV
DD
, and then decoupling
AV
DD
separately to ground. An example of this configuration is
shown in Figure 61. With this configuration other analog circuitry
(such as op amps, voltage reference, and so on) can be powered
from the AV
DD
supply line as well. The user will still want to
include back-to-back Schottky diodes between AV
DD
and DV
DD
in order to protect from power-up and power-down transient con-
ditions that could separate the two supply voltages momentarily.
DV
DD
ADuC831
AGND
AV
DD
0.1 F
10 F
10 F
DGND
0.1 F
DIGITAL SUPPLY
+
BEAD
1.6V
Figure 61. External Single-Supply Connections
Notice that in both Figure 60 and Figure 61, a large value (10
μ
F)
reservoir capacitor sits on DV
DD
and a separate 10
μ
F capacitor
sits on AV
DD
. Also, local small-value (0.1
μ
F) capacitors are located at
each V
DD
pin of the chip. As per standard design practice, be sure
to include all of these capacitors, and ensure the smaller capacitors
are close to each AV
DD
pin with trace lengths as short as possible.
Connect the ground terminal of each of these capacitors directly to
the underlying ground plane. Finally, it should also be noted that,
at all times, the analog and digital ground pins on the ADuC831
must be referenced to the same system ground reference point.
Power Consumption
The currents consumed by the various sections of the ADuC831
are shown in Table XXXIII. The CORE values given represent
the current drawn by DV
DD
, while the rest (ADC, DAC, voltage
ref) are pulled by the AV
DD
pin and can be disabled in software
when not in use. The other on-chip peripherals (watchdog timer,
power supply monitor, and so on) consume negligible current
and are therefore lumped in with the Core operating current here.
Of course, the user must add any currents sourced by the parallel
and serial I/O pins, and that sourced by the DAC, in order to
determine the total current needed at the ADuC831’s supply pins.
Also, current drawn from the DV
DD
supply will increase by
approximately 10 mA during Flash/EE erase and program cycles.
Table XXXIII. Typical I
DD
of Core and Peripherals
V
DD
= 5 V
V
DD
= 3 V
Core:
(Normal Mode) (1.6 nAs M
CLK
) +
6 mA
Core:
(Idle Mode)
(0.75 nAs M
CLK
) +
5 mA
ADC:
1.3 mA
DAC (Each):
250
μ
A
Voltage Ref:
200
μ
A
(0.8 nAs M
CLK
) +
3 mA
(0.25 nAs
M
CLK
)+
3 mA
1.0 mA
200
μ
A
150
μ
A
Since operating DV
DD
current is primarily a function of clock
speed, the expressions for CORE supply current in Table XXXIII
are given as functions of M
CLK
, the oscillator frequency. Plug in
a value for M
CLK
in hertz to determine the current consumed by
the core at that oscillator frequency. Since the ADC and DACs
can be enabled or disabled in software, add only the currents
from the peripherals you expect to use. And again, do not forget
to include current sourced by I/O pins, serial port pins, DAC
outputs, and so forth, plus the additional current drawn during
Flash/EE erase and program cycles.
A software switch allows the chip to be switched from normal
mode into idle mode, and also into full power-down mode.
Below are brief descriptions of power-down and idle modes.
Power Saving Modes
In idle mode, the oscillator continues to run but is gated off to the
core only. The on-chip peripherals continue to receive the clock,
and remain functional. Port pins and DAC output pins retain their
states in this mode. The chip will recover from idle mode upon
receiving any enabled interrupt, or on receiving a hardware reset.
In full power-down mode, the on-chip oscillator stops and all
on-chip peripherals are shut down. Port pins retain their logic
levels in this mode, but the DAC output goes to a high-impedance
state (three-state). During full power-down mode, the ADuC831
consumes a total of approximately 15
μ
A. There are five ways of
terminating power-down mode:
Asserting the RESET Pin (Pin 15)
Returns to normal mode. All registers are set to their default
state and program execution starts at the reset vector once the
Reset pin is de-asserted.
Cycling Power
All registers are set to their default state and program execution
starts at the reset vector approximately 128 ms later.
Time Interval Counter (TIC) Interrupt
Power-down mode is terminated and the CPU services the TIC
interrupt. The RETI at the end of the TIC ISR will return the
core to the instruction after that which enabled power-down.
I
2
C or SPI Interrupt
Power-down mode is terminated and the CPU services the I
2
C/SPI
interrupt. The RETI at the end of the ISR will return the core to
the instruction after that which enabled power-down. It should be
noted that the I
2
C/SPI power down interrupt enable bit (SERIPD)
in the PCON SFR must first be set to allow this mode of operation.
INT0
Interrupt
Power-down mode is terminated and the CPU services the
INT0
interrupt. The RETI at the end of the ISR will return the core
to the instruction after that which enabled power-down. It should
be noted that the
INT0
power-down interrupt enable bit (INT0PD)
in the PCON SFR must first be set to allow this mode of operation.
Power-On Reset
An internal POR (Power-On Reset) is implemented on the
ADuC831. For DV
DD
below 2.45 V, the internal POR will hold
the ADuC831 in reset. As DV
DD
rises above 2.45 V an internal
timer will timeout for approximately 128 ms before the part is
released from reset with a 16 MHz crystal. With other crystal
values the timeout will increase. The user must ensure that the
power supply has reached a stable 2.7 V minimum level by this
time. Likewise on power-down, the internal POR will hold the
ADuC831 in reset until the power supply has dropped below 1 V.
Figure 62 illustrates the operation of the internal POR in detail.
相關(guān)PDF資料
PDF描述
ADUC831BS MicroConverter, 12-Bit ADCs and DACs with Embedded 62 kBytes Flash MCU
ADUC836 MicroConverter, Dual 16-Bit-ADCs with Embedded 62 kB Flash MCU
ADUC836BCP MicroConverter, Dual 16-Bit-ADCs with Embedded 62 kB Flash MCU
ADUC836BS MicroConverter, Dual 16-Bit-ADCs with Embedded 62 kB Flash MCU
ADUC842BCP62-3 MicroConverter 12-Bit ADCs and DACs with Embedded High Speed 62-kB Flash MCU
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC831BCP-REEL 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 56-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:12-BIT ADC WITH EMBEDDED 8-BIT MCU I.C. - Tape and Reel
ADUC831BCPZ 功能描述:IC MCU 62K FLASH ADC/DAC 56LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,LED,POR,PWM,WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB(4K x 8) 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:管件 其它名稱(chēng):269-4116Z8F0413SH005EG-ND
ADUC831BCPZ-REEL 功能描述:IC MCU 62K FLASH ADC/DAC 56LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,LED,POR,PWM,WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB(4K x 8) 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 包裝:管件 其它名稱(chēng):269-4116Z8F0413SH005EG-ND
ADUC831BS 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 52-Pin MQFP 制造商:Analog Devices 功能描述:8BIT MCU +12BIT ADC LQFP52 831
ADUC831BS-REEL 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 62KB Flash 3.3V/5V 52-Pin MQFP T/R