- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374035 > ADSP-2181KST-133 (ANALOG DEVICES INC) DSP Microcomputer PDF資料下載
參數(shù)資料
| 型號： | ADSP-2181KST-133 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | DSP Microcomputer |
| 中文描述： | 24-BIT, 16.67 MHz, OTHER DSP, PQFP128 |
| 封裝： | METRIC, PLASTIC, TQFP-128 |
| 文件頁數(shù)： | 10/32頁 |
| 文件大?。?/td> | 290K |
| 代理商： | ADSP-2181KST-133 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
REV. D
ADSP-2181
–10–
If Go Mode is enabled, the ADSP-2181 will not halt program
execution until it encounters an instruction that requires an
external memory access.
If the ADSP-2181 is performing an external memory access
when the external device asserts the
BR
signal, then it will not
three-state the memory interfaces or assert the
BG
signal until
the processor cycle after the access completes. T he instruction
does not need to be completed when the bus is granted. If a
single instruction requires two external memory accesses, the
bus will be granted between the two accesses.
When the
BR
signal is released, the processor releases the
BG
signal, reenables the output drivers and continues program
execution from the point where it stopped.
T he bus request feature operates at all times, including when
the processor is booting and when
RESET
is active.
T he
BGH
pin is asserted when the ADSP-2181 is ready to
execute an instruction, but is stopped because the external bus
is already granted to another device. T he other device can re-
lease the bus by deasserting bus request. Once the bus is re-
leased, the ADSP-2181 deasserts
BG
and
BGH
and
executes
the external memory access.
Flag I/O Pins
T he ADSP-2181 has eight general purpose programmable in-
put/output flag pins. T hey are controlled by two memory
mapped registers. T he PFT YPE register determines the direc-
tion, 1 = output and 0 = input. T he PFDAT A register is used to
read and write the values on the pins. Data being read from a
pin configured as an input is synchronized to the ADSP-2181’s
clock. Bits that are programmed as outputs will read the value
being output. T he PF pins default to input during reset.
In addition to the programmable flags, the ADSP-2181 has
five fixed-mode flags, FLAG_IN, FLAG_OUT , FL0, FL1 and
FL 2. FL 0-FL 2 are dedicated output flags. FL AG_IN and
FLAG_OUT are available as an alternate configuration of
SPORT 1.
INST RUCT ION SE T DE SCRIPT ION
T he ADSP-2181 assembly language instruction set has an
algebraic syntax that was designed for ease of coding and read-
ability. T he assembly language, which takes full advantage of the
processor’s unique architecture, offers the following benefits:
T he algebraic syntax eliminates the need to remember cryptic
assembler mnemonics. For example, a typical arithmetic add
instruction, such as AR = AX 0 + AY0, resembles a simple
equation.
Every instruction assembles into a single, 24-bit word that can
execute in a single instruction cycle.
T he syntax is a superset ADSP-2100 Family assembly lan-
guage and is completely source and object code compatible
with other family members. Programs may need to be relo-
cated to utilize on-chip memory and conform to the ADSP-
2181’s interrupt vector and reset vector map.
Sixteen condition codes are available. For conditional jump,
call, return or arithmetic instructions, the condition can be
checked and the operation executed in the same instruction
cycle.
Multifunction instructions allow parallel execution of an
arithmetic instruction with up to two fetches or one write to
processor memory space during a single instruction cycle.
DE SIGNING AN E Z-ICE -COMPAT IBLE SY ST E M
T he ADSP-2181 has on-chip emulation support and an ICE-
Port, a special set of pins that interface to the EZ-ICE. T hese
features allow in-circuit emulation without replacing the target
system processor by using only a 14-pin connection from the
target system to the EZ-ICE. T arget systems must have a 14-pin
connector to accept the EZ-ICE
’s in-circuit probe, a 14-pin plug.
T he ICE-Port interface consists of the following ADSP-2181 pins:
EBR
EMS
ELIN
EBG
EINT
ELOUT
ERESET
ECLK
EE
T hese ADSP-2181 pins must be connected
only
to the EZ-ICE
connector in the target system. T hese pins have no function
except during emulation, and do not require pull-up or pull-
down resistors. T he traces for these signals between the ADSP-
2181 and the connector must be kept as short as possible, no
longer than three inches.
T he following pins are also used by the EZ-ICE:
BR
BG
GND
RESET
T he EZ-ICE
uses the EE (emulator enable) signal to take con-
trol of the ADSP-2181 in the target system. T his causes the
processor to use its
ERESET
,
EBR
and
EBG
pins instead of the
RESET
,
BR
and
BG
pins. T he
BG
output is three-stated.
T hese signals do not need to be jumper-isolated in your system.
T he EZ-ICE
connects to the target system via a ribbon cable
and a 14-pin female plug. T he ribbon cable is 10 inches in
length with one end fixed to the EZ-ICE. T he female plug is
plugged onto the 14-pin connector (a pin strip header) on the
target board.
T arget Board Connector for E Z-ICE
Probe
T he EZ-ICE
connector (a standard pin strip header) is shown in
Figure 7. You must add this connector to your target board
design if you intend to use the EZ-ICE. Be sure to allow enough
room in your system to fit the EZ-ICE
probe onto the 14-pin
connector.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
GND
KEY (NO PIN)
RESET
BR
BG
TOP VIEW
EBG
EBR
ELOUT
EE
EINT
ELIN
ECLK
EMS
ERESET
Figure 7. Target Board Connector for EZ-ICE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-2181KST-160 | DSP Microcomputer |
| ADSP-2181 | ADSP-2100 Family DSP Microcomputers |
| ADSP-2181BST-115 | DSP Microcomputer |
| ADSP-2181BST-133 | DSP Microcomputer |
| ADSP2181 | DSP Microcomputer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP2181KST-133 | 制造商:Analog Devices 功能描述: |
| ADSP-2181KST-160 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 40MHz 40MIPS 128-Pin LQFP 制造商:Analog Devices 功能描述:IC MICROCOMPUTER DSP |
| ADSP-2181KST-160R | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 40MHz 40MIPS 128-Pin LQFP T/R |
| ADSP-2181KSTZ-115 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADSP-2181KSTZ-133 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 33.3MHz 33.3MIPS 128-Pin LQFP 制造商:Analog Devices 功能描述:MICROCOMPUTER 16BIT 33MIPS SMD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。