參數(shù)資料
型號(hào): ADSP-2172
廠商: Analog Devices, Inc.
英文描述: DSP Microcomputer(DSP 微計(jì)算機(jī))
中文描述: 微機(jī)的DSP(數(shù)字信號(hào)處理器微計(jì)算機(jī))
文件頁數(shù): 33/52頁
文件大?。?/td> 685K
代理商: ADSP-2172
ADSP-2171/ADSP-2172/ADSP-2173
REV. A
–33–
ADSP-2173
Parameter
Min
Max
Unit
Clock Signals
t
CK
is defined as 0.5 t
CK I.
T he ADSP-2173 uses an input clock with
a frequency equal to half the instruction rate; a 10.0 MHz input
clock (which is equivalent to 100 ns) yields a 50 ns processor cycle
(equivalent to 20 MHz). t
CK
values within the range of 0.5 t
CK I
period should be substituted for all relevant timing parameters
to obtain specification value.
Example: t
CK H
= 0.5t
CK
– 10 ns = 0.5 (50 ns) – 10 ns = 15 ns.
T iming Requirement:
t
CK I
t
CK IL
t
CK IH
CLK IN Period
CLK IN Width Low
CLK IN Width High
100
20
20
160
ns
ns
ns
Switching Characteristic:
t
CK L
t
CK H
t
CK OH
CLK OUT Width Low
CLK OUT Width High
CLK IN High to CLK OUT High
0.5t
CK
– 10
0.5t
CK
– 10
0
ns
ns
ns
25
Control Signals
T iming Requirement:
t
RSP
RESET Width Low
5t
CK1
ns
NOT E
1
Applies after power-up sequence is complete. Internal phase lock loop requires no more than 2000 CLK IN cycles assuming stable CLK IN (not including crystal
oscillator start-up time).
CLKIN
CLKOUT
t
CKIL
t
CKOH
t
CKH
t
CKL
t
CKI
t
CKIH
Figure 24. Clock Signals
相關(guān)PDF資料
PDF描述
ADSP-2173 DSP Microcomputer(DSP 微計(jì)算機(jī))
ADSP-2181BS-115 DSP Microcomputer
ADSP-2181BS-133 DSP Microcomputer
ADSP-2181KS-115 DSP Microcomputer
ADSP-2181KS-133 DSP Microcomputer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2173 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-2173BS-80 制造商:Rochester Electronics LLC 功能描述:- Bulk
ADSP-2173BST-80 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 20MHz 20MIPS 128-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:16BIT FXD PT PROC 3.3V - Bulk
ADSP-2176-760040 制造商:Analog Devices 功能描述:
ADSP-2176-760061 制造商:Analog Devices 功能描述: