- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375264 > ADS7805UB 16-Bit 10ms Sampling CMOS ANALOG-to-DIGITAL CONVERTER PDF資料下載
參數(shù)資料
| 型號(hào)： | ADS7805UB |
| 英文描述： | 16-Bit 10ms Sampling CMOS ANALOG-to-DIGITAL CONVERTER |
| 中文描述： | 16位10ms的采樣CMOS模擬數(shù)字轉(zhuǎn)換器 |
| 文件頁數(shù)： | 7/12頁 |
| 文件大?。?/td> | 135K |
| 代理商： | ADS7805UB |
ADS7805
7
BASIC OPERATION
Figure 1 shows a basic circuit to operate the ADS7805 with
a full parallel data output. Taking R/C (pin 24) LOW for a
minimum of 40ns (7
μ
s max) will initiate a conversion.
BUSY (pin 26) will go LOW and stay LOW until the
conversion is completed and the output registers are up-
dated. Data will be output in Binary Two’s Complement
with the MSB on pin 6. BUSY going HIGH can be used to
latch the data. All convert commands will be ignored while
BUSY is LOW.
The ADS7805 will begin tracking the input signal at the end
of the conversion. Allowing 10
μ
s between convert com-
mands assures accurate acquisition of a new signal.
The offset and gain are adjusted internally to allow external
trimming with a single supply. The external resistors com-
pensate for this adjustment and can be left out if the offset
and gain will be corrected in software (refer to the
Calibra-
tion
section).
STARTING A CONVERSION
The combination of CS (pin 25) and R/C (pin 24) LOW for
a minimum of 40ns immediately puts the sample/hold of the
ADS7805 in the hold state and starts conversion ‘n’. BUSY
(pin 26) will go LOW and stay LOW until conversion ‘n’ is
completed and the internal output register has been updated.
All new convert commands during BUSY LOW will be
ignored. CS and/or R/C must go HIGH before BUSY goes
HIGH or a new conversion will be initiated without suffi-
cient time to acquire a new signal.
The ADS7805 will begin tracking the input signal at the end
of the conversion. Allowing 10
μ
s between convert com-
mands assures accurate acquisition of a new signal. Refer to
FIGURE 1. Basic Operation.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
ADS7805
200
33.2k
+5V
0.1μF
10μF
+
+
2.2μF
+
+
2.2μF
Convert Pulse
40ns min
6μs max
B4
B5
B6
B7
B2
B1
B0 (LSB)
B3
B10
B9
B8
B11
B12
B13
B14
B15 (MSB)
Table II for a summary of CS, R/C, and BUSY states and
Figures 3 through 5 for timing diagrams.
CS and R/C are internally OR’d and level triggered. There
is not a requirement which input goes LOW first when
initiating a conversion. If, however, it is critical that CS or
R/C initiates conversion ‘n’, be sure the less critical input is
LOW at least 10ns prior to the initiating input.
To reduce the number of control pins, CS can be tied LOW
using R/C to control the read and convert modes. This will
have no effect when using the internal data clock in the serial
output mode. However, the parallel output will become
active whenever R/C goes HIGH. Refer to the
Reading
Data
section.
CS
R/C
BUSY
OPERATION
1
X
X
None. Databus is in Hi-Z state.
↓
0
1
Initiates conversion “n”. Databus remains
in Hi-Z state.
0
↓
1
Initiates conversion “n”. Databus enters Hi-Z
state.
0
1
↑
Conversion “n” completed. Valid data from
conversion “n” on the databus.
↓
1
1
Enables databus with valid data from
conversion “n”.
↓
1
0
Enables databus with valid data from
conversion “n-1”
(1)
. Conversion n in progress.
0
↑
0
Enables databus with valid data from
conversion “n-1”
(1)
. Conversion “n” in progress.
0
0
↑
New conversion initiated without acquisition
of a new signal. Data will be invalid. CS and/or
R/C must be HIGH when BUSY goes HIGH.
X
X
0
New convert commands ignored. Conversion
“n” in progress.
NOTE: (1) See Figures 3 and 4 for constraints on data valid from
conversion “n-1”.
Table II. Control Line Functions for “Read” and “Convert”.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADS7806 | CMOS Quad 2-Input NOR Gate 14-SOIC -55 to 125 |
| ADS7806P | CMOS Quad 2-Input NOR Gate 14-SOIC -55 to 125 |
| ADS7806PB | Low-Power 12-Bit Sampling CMOS ANALOG-to-DIGITAL CONVERTER |
| ADS7806U | Low-Power 12-Bit Sampling CMOS ANALOG-to-DIGITAL CONVERTER |
| ADS7806UB | Low-Power 12-Bit Sampling CMOS ANALOG-to-DIGITAL CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS7805UB/1K | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 10us Sampling CMOS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS7805UB/1KE4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 10us Sampling CMOS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS7805UB-2 | 制造商:Texas Instruments 功能描述: |
| ADS7805UBE4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 10us Sampling CMOS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS7805UBG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 10us Sampling CMOS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。