參數(shù)資料
型號(hào)： ADS5220IPFBR
英文描述： 12-Bit, 40MSPS Sampling, +3.3V ANALOG-TO-DIGITAL CONVERTER
中文描述： 12位，40MSPS采樣，3.3V的模擬數(shù)字轉(zhuǎn)換器
文件頁(yè)數(shù)： 15/20頁(yè)
文件大?。?/td> 433K
代理商： ADS5220IPFBR
ADS5220
SBAS261A
15
www.ti.com
OUTPUT ENABLE (
OE
)
The digital outputs including the OVR pin of the ADS5220
can be set to output enable or output high impedance (tri-
state) by the
OE
pin. For normal operation, this pin must be
at a logic low (default is internal pull-down), whereas a logic
high disables the outputs or sets the output tri-state.
OUTPUT LOADING
It is recommended to keep the capacitive loading on the data
output lines as low as possible, preferably below 10pF.
Higher capacitive loading will cause larger dynamic currents
as the digital outputs are changing. These high current
surges can feed back to the analog portion of the ADC and
adversely affect device performance. If necessary, external
buffers or latches (for example, the SN74LVTH16374) close
to the converter output pins can be used to minimize capaci-
tive loading. Buffers or latches also provide the added benefit
of isolating the ADS5220 from any digital activities on the bus
to limit the high-frequency noise.
OVER-RANGE INDICATOR
The ADS5220 has control functions for the input voltage over
full-scale that includes output data code control and over-
range indication. The output data code control of over full-
scale is shown in Table II. In SOB format, for example, when
the input voltage is (+FS
–
1 LSB) or above this value, the
ADS5220 outputs all 1s at 12 data bits; when the input
voltage is
–
FS or below this value, the ADS5220 outputs all
0s at 12 data bits. When the input voltage is 0 (mid-scale) or
only the common-mode voltage at the input, the ADS5220
outputs 1 at MSB and 0s at the remaining 11 data bits.
Another over-range control function of the ADS5220 is over-
range indication, which is output by the OVR pin. The OVR
pin is the function of the reference voltage and the output
data bits, and has the same pipeline delay as the output data
bits. OVR is at logic low if the input voltage is within the FSR,
and is at logic high if the input voltage is over full-scale or
under full-scale. OVR changes from logic low to high or logic
high to low immediately following the change of the output
data, when the input voltage changes from normal value to
over FS or from over FS to normal value. The OVR signal
remains high for as long as the input signal exceeds the input
range limits of the ADS5220. The OVR pin is tri-stated by the
use of the output enable pin (
OE
).
TIMING
The ADS5220 samples the analog signal at the rising edge
of its input clock, and outputs the digital data at the rising
edge of the input clock after a pipeline delay of 5 clocks.
There is an aperture delay (typically 3ns) between the
sampling edge and the actual sampling time. There is also a
propagation delay between the rising edge of the clock and
the time that data is valid on the data bus (see the timing
diagram on page 5). The output data of the ADS5220 is
latched data.
POWER SUPPLIES AND
POWER DISSIPATION
ANALOG AND DIGITAL POWER SUPPLY
The ADS5220 includes power-supply pins of AV
DD
, DV
DD
and VDRV. The analog supply AV
DD
and digital supply DV
DD
is +3.3V. The digital output driver supply, VDRV, can be set
between +2.5V and +3.3V. AV
DD
, DV
DD
and VDRV are not
tied together internally. Each of these supply pins must be
bypassed separately with at least one 0.1
μ
F ceramic chip
capacitor. The analog supply (AV
DD
) and the digital supply
(DV
DD
or VDRV) may be tied together externally with a ferrite
bead or inductor between the supply pins. The ADS5220 is
specified with the digital output driver supply, VDRV, set to
+2.5V. It is highly recommended to consider linear supplies
instead of switching types. Even with good filtering, switching
supplies can radiate noise that could interfere with any high-
frequency input signal and cause unwanted modulation prod-
ucts. The supply voltage should stay within the tolerance
given in the specification table. A basic application configu-
ration with the power supply decoupling is shown in Figure
11.
相關(guān)PDF資料
PDF描述
ADS5220IRGZR 12-Bit, 40MSPS Sampling, +3.3V ANALOG-TO-DIGITAL CONVERTER
ADS5220PFBR 12-Bit, 40MSPS Sampling, +3.3V ANALOG-TO-DIGITAL CONVERTER
ADS5220PFBT 12-Bit, 40MSPS Sampling, +3.3V ANALOG-TO-DIGITAL CONVERTER
ADS5220RGZ 12-Bit, 40MSPS Sampling, +3.3V ANALOG-TO-DIGITAL CONVERTER
ADS5240 4-Channel, 12-Bit, 40MSPS ADC with Serial LVDS Interface
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADS5220IRGZR 制造商:BB 制造商全稱:BB 功能描述:12-Bit, 40MSPS Sampling, +3.3V ANALOG-TO-DIGITAL CONVERTER
ADS5220PFBR 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-bit 40MSPS +3.3V RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS5220PFBRG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-bit 40MSPS +3.3V RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS5220PFBT 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-bit 40MSPS +3.3V RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS5220PFBTG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-bit 40MSPS +3.3V RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*