- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375263 > ADS1271IPW 24 BIT WIDE BANDWIDTH ANALOG TO DIGITAL CONVERTER PDF資料下載
參數(shù)資料
| 型號(hào)： | ADS1271IPW |
| 元件分類： | ADC |
| 英文描述： | 24 BIT WIDE BANDWIDTH ANALOG TO DIGITAL CONVERTER |
| 中文描述： | 24位寬帶模數(shù)轉(zhuǎn)換器 |
| 文件頁數(shù)： | 24/29頁 |
| 文件大?。?/td> | 381K |
| 代理商： | ADS1271IPW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁
SBAS306A NOVEMBER 2004 REVISED DECEMBER 2004
www.ti.com
24
DAISY-CHAINING
Multiple ADS1271s can be daisy-chained together to
simplify the serial interface connections. The DOUT of one
ADS1271 is connected to the DIN of the next ADS1271.
The first DOUT provides the output data and the last DIN
in the chain is connected to ground. A common SCLK is
used for all the devices in the daisy chain. Figure 58 shows
an example of a daisy chain with four ADS1271s.
Figure 59 shows the timing diagram when reading back in
the SPI format. It takes 96 SCLKs to shift out all the data.
In SPI format, it is recommended to tie all the
SYNC/PDWN
inputs
together,
synchronization of all the devices. It is only necessary to
monitor the DRDY output of one device when multiple
devices are configured this way.
which
forces
In Frame-Sync format, all of the devices are driven to
synchronization by the FSYNC and SCLK inputs. However,
to ensure synchronization to the same f
CLK
cycle, it is
recommended to tie all SYNC/PDWN inputs together.
The device clocks the SYNC/PDWN pin on the falling edge
of f
CLK
. To ensure exact synchronization, the SYNC/PDWN
pin should transition on the rising edge of f
CLK
Since DOUT and DIN are both shifted on the falling edge
of SCLK, the propagation delay on DOUT creates the
setup time on DIN. Minimize the skew in SCLK to avoid
timing violations. See
Mode Selection
section for MODE
pin use when daisy-chaining.
The SPI format offers the most flexibility when
daisy-chaining because there is more freedom in setting
the SCLK frequency. The maximum number of ADS1271s
that can be daisy-chained is determined by dividing the
conversion time (1/f
DATA
) by the time needed to read back
all 24 bits (24
×
1/f
SCLK
).
Consider the case where:
f
CLK
= 27MHz
mode = High-Resolution (52,734SPS)
format = SPI
f
SCLK
= 27MHz
The maximum length of the daisy-chain is:
27MHz/(24
×
52,734SPS) = 21.3
Rounding down gives 21 as the maximum number of
ADS1271s that can be daisy-chained.
Daisy-chaining also works in Frame-Sync format, but the
maximum number of devices that can be daisy-chained is
less than when using the SPI format. The ratio between the
frame period and SCLK period is fixed, as shown in
Table 10. Using these values, the maximum number of
devices is two for High-Speed and Low-Power modes, and
four for High-Resolution mode.
ADS1271
4
DIN
SCLK
SCLK
SYNC
DOUT
ADS1271
3
DOUT
ADS1271
2
DOUT
ADS1271
1
DOUT
SYNC
DIN
SCLK
SYNC
DIN
SCLK
SYNC
DIN
SCLK
SYNC
DRDY
Figure 58. Example of SPI-Format, Daisy-Chain Connection for Multiple ADS1271s
DRDY
SCLK
1
ADS1271
1
Bit 23 (MSB)
ADS1271
1
Bit 0 (LSB)
ADS1271
4
Bit 0 (LSB)
ADS1271
2
Bit 23 (MSB)
ADS1271
4
Bit 23 (MSB)
24
25
73
96
DOUT
Figure 59. Timing Diagram for Example in Figure 58 (SPI Format)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADS1271IPWR | 24 BIT WIDE BANDWIDTH ANALOG TO DIGITAL CONVERTER |
| ADS1271EVM-PDK | modular EVM form factor |
| ADS1271EVM | modular EVM form factor |
| ADS1601 | 16-BIT 1.25MSPS ANALOG TO DIGITAL CONVERTER |
| ADS1601IPFBR | 16-BIT 1.25MSPS ANALOG TO DIGITAL CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS1271IPWG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 24-Bit 105kSPS Ind Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1271IPWR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 24-Bit 105kSPS Ind Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1271IPWRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 24-Bit 105kSPS Ind Delta-Sigma RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1274 | 制造商:BB 制造商全稱:BB 功能描述:Quad/Octal, Simultaneous Sampling, 24-Bit Analog-to-Digital Converters |
| ADS1274EVM | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 ADS1274EVM Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。