- 您現在的位置：買賣IC網 > PDF目錄375263 > ADS1245IDGST Low-Power, 24-Bit Analog-to-Digital Converter PDF資料下載
參數資料
| 型號： | ADS1245IDGST |
| 英文描述： | Low-Power, 24-Bit Analog-to-Digital Converter |
| 中文描述： | 低功耗，24位模擬數字轉換器 |
| 文件頁數： | 12/19頁 |
| 文件大?。?/td> | 254K |
| 代理商： | ADS1245IDGST |
"#$%&
SBAS287A JUNE 2003 REVISED SEPTEMBER 2003
www.ti.com
12
23
1
24
25
22
21
0
Data
25th SCLK to force DRDY/DOUT
Data is ready.
New data is ready.
DRDY/DOUT
SCLK
high
Figure 25. Data Retrieval with DRDY/DOUT Forced High Afterwards
SELF-CALIBRATION
The user can initiate self-calibration at any time, though in
many applications the ADS1245 drift performance is good
enough that the self-calibration performing automatically
at power-up is all that is needed. To initiate a
self-calibration, apply at least two additional SCLKs after
retrieving 24 bits of data. Figure 26 shows the timing
pattern. The 25th SCLK will send DRDY/DOUT high. The
falling edge of the 26th SCLK will begin the calibration
cycle. Additional SCLK pulses may be sent after the 26th
SCLK, but minimizing activity on SCLK during calibration
provides best results.
When the calibration is complete, DRDY/DOUT will go
low, indicating that new data is ready. There is no need to
alter the analog input signal applied to the ADS1245 during
calibration; the inputs pins are disconnected within the
ADC and the appropriate signals are automatically applied
internally. The first conversion after a calibration is fully
settled and valid for use. The time required for a calibration
depends on two independent signals: the falling edge of
SCLK and an internal clock derived from CLK. Variations
in the internal calibration values will change the time
required for calibration (t
9
) within the range given by the
MIN/MAX specs. t
12
and t
13
described in the next section
are likewise affected.
23
DRDY/DOUT
SCLK
1
24
t
9
25
26
23
22
21
0
Data ready after calibration
Cal begins
SYMBOL DESCRIPTION
MIN MAX UNITS
t
9
(1)
First data ready after calibration.
209 210
ms
NOTE: (1) Values given for f
CLK
= 2.4576MHz. For different CLK frequencies,
scale proportional to CLK period.
Figure 26. Self-Calibration Timing
相關PDF資料 |
PDF描述 |
|---|---|
| ADS1250 | 20-Bit Data Acquisition System ANALOG-TO-DIGITAL CONVERTER |
| ADS1250U | 20-Bit Data Acquisition System ANALOG-TO-DIGITAL CONVERTER |
| ADS1252 | 24-Bit, 40kHz ANALOG-TO-DIGITAL CONVERTER |
| ADS1252U | 24-Bit, 40kHz ANALOG-TO-DIGITAL CONVERTER |
| ADS1252K5 | 24-Bit, 20kHz, Low-Power ANALOG-TO-DIGITAL CONVERTER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADS1245IDGST | 制造商:Texas Instruments 功能描述:IC 24-BIT ADC HIGH-Z I/P BUFFER |
| ADS1245IDGSTG4 | 功能描述:模數轉換器 - ADC 24-bit Low-Power w/Hi-Z Input Buffer RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1246 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:24-Bit Analog-to-Digital Converters for Temperature Sensors |
| ADS1246_10 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:24-Bit Analog-to-Digital Converters for Temperature Sensors |
| ADS1246_101 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:24-Bit Analog-to-Digital Converters for Temperature Sensors |
發(fā)布緊急采購，3分鐘左右您將得到回復。