- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11773 > ADP5589ACPZ-01-R7 (Analog Devices Inc)IC KEY DECODER 19I/O EXP 24LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADP5589ACPZ-01-R7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/52頁 |
| 文件大小： | 0K |
| 描述： | IC KEY DECODER 19I/O EXP 24LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 應(yīng)用： | 小鍵盤輸入，輸入/輸出擴(kuò)展 |
| 接口： | I²C |
| 電源電壓： | 1.65 V ~ 3.6 V |
| 封裝/外殼： | 24-WFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 24-LFCSP-WQ（3.5x3.5） |
| 包裝： | 帶卷 (TR) |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Data Sheet
ADP5589
Rev. B | Page 17 of 52
LA2_INV
MUX
000
001
SEL[2:0]
OUT
010
011
100
101
110
111
SEL
OUT
0
1
GND
AND2
OR2
XOR2
FF2
IN_LA2
IN_LB2
IN_LC2
(LY1)
LA2
(LY1)
LA2
(IN_LY1)
IN_LA2
SEL
OUT
0
1
AND2
(IN_LY1)
IN_LA2
IN_LB2
IN_LC2
C6_EXTEND_CFG = 1
LOGIC2_SEL
LY1_CASCADE
LA2
LY1
SEL
OUT
0
1
LY2_INV
SEL
OUT
0
1
LY2
LB2_INV
SEL
OUT
0
1
LB2
IN_LB2
LC2_INV
SEL
OUT
0
1
LC2
IN_LC2
FF2_SET
FF2_CLR
SEL
OUT
0
1
OR2
(IN_LY1)
IN_LA2
IN_LB2
IN_LC2
AND
OR
SEL
OUT
0
1
XOR2
FF2
(IN_LY1)
IN_LA2
IN_LB2
IN_LC2
IN_LA2
IN_LB2
IN_LC2
XOR
D
CLR
Q
SET
0
1
SEL
OUT
09714-
021
Figure 22. Logic Block 2
(R3)
PWM_OUT
(C6) PWM_IN
OFF TIME[15:0]
PWM_EN
PWM_IN_AND
PWM_OFFT_LOW_BYTE[7:0]
PWM_MODE
PWM_OFFT_HIGH_BYTE[7:0]
PWM_ONT_LOW_BYTE[7:0]
PWM_ONT_HIGH_BYTE[7:0]
ON TIME[15:0]
PWM
GENERATOR
SEL
OUT
0
1
09714-
022
AND
Figure 23. PWM Block Diagram
PWM BLOCK
The ADP5589 features a PWM generator whose output can be
configured to drive out on I/O Pin R3. PWM on/off times are
programmed via four 8-bit registers.
Newly programmed values are not latched until the final byte,
PWM_ONT_HIGH_BYTE (Address 0x41, Bits[7:0]), is written
to (see Figure 23).
The highest frequency obtainable from the PWM is performed
by setting the least significant bit (LSB) of both the on and off
bit patterns, resulting in a 500 kHz signal with a 50% duty cycle.
Each LSB respresents 1 s of on or off time.
The PWM block provides support for continuous PWM
mode as well as a one-shot mode (see Table 74). Additionally,
an external signal can be AND’ed with the internal PWM signal.
This option can be selected by writing a 1 to PWM_IN_AND,
PWM_CFG[2]. The input to the external AND is the C6 I/O
pin. C6 should be set to GPI (GPIO15). Note that the debounce
for C6 will result in a delay of the AND’ing, and can be
controlled using register GPI_15_DEB_DIS (Address 0x28,
Bit[6]).
Newly programmed values are not latched until the final byte,
PWM_ONT_HIGH_BYTE (Address 0x41, Bits[7:0]), is written.
CLOCK DIVIDER BLOCK
The ADP5589 features a clock divider block that divides down
the frequency of an externally supplied source via I/O Pin C6.
The output of the divider is driven out on I/O Pin R3.
CLK_IN
(R3)
CLK_OUT
(C6)
CLK_DIV_EN
CLK_DIV[4:0]
CLK_INV
CLK
DIVIDER
SEL
OUT
0
1
09714-
023
Figure 24. Clock Divider Block
RESET BLOCKS
The ADP5589 features two reset blocks that can generate reset
conditions if certain events are detected at the same time. Up to
three reset trigger events can be programmed for RESET1. Up
to two reset trigger events can be programmed for RESET2. The
event scan control blocks monitor whether these events are present
for the duration of RESET_TRIGGER_TIME[2:0] (0x3D[4:2]).
If they are, reset-initiate signals are sent to the reset generator
blocks. The generated reset signal pulse width is programmable.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V150B5H150BL | CONVERTER MOD DC/DC 5V 150W |
| PIC16LF1509-I/SO | IC MCU 8BIT 14KB FLASH 20-SOIC |
| VE-J44-IW-F3 | CONVERTER MOD DC/DC 48V 100W |
| VE-J44-IW-F1 | CONVERTER MOD DC/DC 48V 100W |
| V150B5H150B2 | CONVERTER MOD DC/DC 5V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADP5589ACPZ-02-R7 | 功能描述:IC KEY DECODER 19I/O EXP 24LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| ADP5589CP-EVALZ | 功能描述:BOARD EVAL ADP5589ACPZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| ADP-5DB | 制造商:Delta Power 功能描述: |
| ADP-5DB-A | 制造商:Delta Electronics Inc 功能描述: |
| ADP-5DBAB | 制造商:Delta Electronics Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。