- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1989 > ADN2807ACPZ (Analog Devices Inc)IC CLOCK/DATA RECOVERY 48LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADN2807ACPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 19/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK/DATA RECOVERY 48LFCSP |
| 標準包裝： | 1 |
| 類型： | 時鐘和數(shù)據(jù)恢復(fù)（CDR），多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | SONET/SDH，STM |
| 輸入： | CML |
| 輸出： | CML |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 622MHz |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP |
| 包裝： | 托盤 |
ADN2807
Rev. A | Page 8 of 20
DEFINITION OF TERMS
MAXIMUM, MINIMUM, AND TYPICAL
SPECIFICATIONS
Specifications for every parameter are derived from statistical
analyses of data taken on multiple devices from multiple wafer
lots. Typical specifications are the mean of the distribution of
the data for that parameter. If a parameter has a maximum (or a
minimum) value, that value is calculated by adding to (or
subtracting from) the mean six times the standard deviation of
the distribution. This procedure is intended to tolerate pro-
duction variations. If the mean shifts by 1.5 standard deviations,
the remaining 4.5 standard deviations still provide a failure rate
of only 3.4 parts per million. For all tested parameters, the test
limits are guardbanded to account for tester variation, and
therefore guarantee that no device is shipped outside of data
sheet specifications.
INPUT SENSITIVITY AND INPUT OVERDRIVE
Sensitivity and overdrive specifications for the quantizer involve
offset voltage, gain, and noise. The relationship between the
logic output of the quantizer and the analog voltage input is
shown in Figure 8. For sufficiently large positive input voltage,
the output is always Logic 1; similarly for negative inputs, the
output is always Logic 0. However, the transitions between
output Logic Levels 1 and 0 are not at precisely defined input
voltage levels, but occur over a range of input voltages. Within
this zone of confusion, the output may be either 1 or 0, or it may
even fail to attain a valid logic state. The width of this zone is
determined by the input voltage noise of the quantizer. The
center of the zone of confusion is the quantizer input offset
voltage. Input overdrive is the magnitude of signal required to
guarantee a correct logic level with a 1 × 10–10 confidence level.
0
1
INPUT (V p-p)
OUTPUT
NOISE
SENSITIVITY
(2
× OVERDRIVE)
OFFSET
OVERDRIVE
03877-0-008
Figure 8. Input Sensitivity and Input Overdrive
SINGLE-ENDED VS. DIFFERENTIAL
AC coupling is typically used to drive the inputs to the
quantizer. The inputs are internally dc-biased to a common-
mode potential of ~0.6 V. Driving the ADN2807 single-ended
and observing the quantizer input with an oscilloscope probe at
the point indicated in Figure 9 shows a binary signal with
average value equal to the common-mode potential and
instantaneous values both above and below the average value. It
is convenient to measure the peak-to-peak amplitude of this
signal and call the minimum required value the quantizer
sensitivity. Referring to Figure 8, since both positive and
negative offsets need to be accommodated, the sensitivity is
twice the overdrive.
50
50
QUANTIZER
+
ADN2807
VREF
PIN
SCOPE
PROBE
VREF
10mV p-p
03877-0-007
Figure 9. Single-Ended Sensitivity Measurement
50
50
QUANTIZER
+
ADN2807
VREF
NIN
PIN
SCOPE
PROBE
VREF
5mV p-p
03877-0-010
Figure 10. Differential Sensitivity Measurement
Driving the ADN2807 differentially (Figure 10), sensitivity
seems to improve by observing the quantizer input with an
oscilloscope probe. This is an illusion caused by the use of a
single-ended probe. A 5 mV p-p signal appears to drive the
ADN2807 quantizer. However, the single-ended probe measures
only half the signal. The true quantizer input signal is twice this
value since the other quantizer input is complementary to the
signal being observed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADN2811ACPZ-CML | IC CLK/DATA REC W/AMP 48-LFCSP |
| ADN2812ACPZ-RL7 | IC CLOCK/DATA RECOVERY 32LFCSP |
| ADN2813ACPZ-500RL7 | IC CLK/DATA REC 1.25GBPS 32LFCSP |
| ADN2814ACPZ-500RL7 | IC CLK/DATA REC 675MBPS 32-LFCSP |
| ADN2815ACPZ | IC CLK/DATA REC 1.25GBPS 32LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADN2807ACPZ-RL | 功能描述:IC CLOCK/DATA RECOVERY 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| ADN2809 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multi-Rate to 2.7Gbps Clock and Data Recovery IC with Limiting Amplifier |
| ADN2809XCP | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multi-Rate to 2.7Gbps Clock and Data Recovery IC with Limiting Amplifier |
| ADN2809XCP-RL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multi-Rate to 2.7Gbps Clock and Data Recovery IC with Limiting Amplifier |
| ADN2811 | 制造商:AD 制造商全稱:Analog Devices 功能描述:OC-48/OC-48 FEC Clock and Data Recovery IC with Integrated Limiting Amp |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。