- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374010 > ADM800MARW (ANALOG DEVICES INC) Microprocessor Supervisory Circuits PDF資料下載
參數(shù)資料
| 型號： | ADM800MARW |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 電源管理 |
| 英文描述： | Microprocessor Supervisory Circuits |
| 中文描述： | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO16 |
| 封裝： | SOIC-16 |
| 文件頁數(shù)： | 11/12頁 |
| 文件大小： | 337K |
| 代理商： | ADM800MARW |
ADM691A/ADM693A/ADM800L/M
–11–
REV. 0
RAM Write Protection
The
CE
OUT
line drives the Chip Select inputs of the CMOS
RAM.
CE
OUT
follows
CE
IN
as long as V
CC
is above the reset
threshold. If V
CC
falls below the reset threshold,
CE
OUT
goes
high, independent of the logic level at
CE
IN
. This prevents the
microprocessor from writing erroneous data into RAM during
power-up, power-down, brownouts and momentary power in-
terruptions. The
LOW LINE
output goes low when V
CC
falls
below the reset threshold.
Watchdog Timer
The microprocessor drives the WATCHDOG INPUT (WDI)
with an I/O line. When OSC IN and OSC SEL are uncon-
nected, the microprocessor must toggle the WDI pin once every
1.6 seconds to verify proper software execution. If a hardware or
software failure occurs such that WDI not toggled a 200 ms
RESET
pulse will be generated after 1.6 seconds. This typi-
cally restarts the microprocessor’s power-up routine. A new
RESET
pulse is issued every 1.6 seconds until WDI is again
strobed.
The WATCHDOG OUTPUT (
WDO
) goes low if the watch-
dog timer is not serviced within its timeout period. Once
WDO
goes low it remains low until a transition occurs at WDI. The
watchdog timer feature can be disabled by leaving WDI uncon-
nected. OSC IN and OSC SEL also allow other watchdog tim-
ing options.
RESET
also goes low if the Watchdog Timer is enabled and
WDI remains either high or low for longer than the watchdog
timeout period.
The
RESET
output has an internal 1.6 mA pullup, and can ei-
ther connect to an open collector
RESET
bus or directly drive a
CMOS gate without an external pullup resistor.
BA3V
0.1μF
0.1μF
OSC IN
OSC SEL
GND
PFI
NC
0.1μF
RESET
WDO
LOW LINE
SINDICATORS
RESET
PFO
WDI
CE
IN
CE
OUT
V
BATT
R2
R1
RAM
DECODE
INPUT POWER
V
CC
BATT
ON
V
OUT
A0–A15
I/O LINE
NMI
RESET
μP
ADM691A
ADM693A
ADM800L
ADM800M
Figure 24. Typical Application Circuit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADM691AAN | Microprocessor Supervisory Circuits |
| ADM691AARN | IC SW OFF-LINE 46W/79W TO262-7 |
| ADM691AARU | IC SWITCH OFF-LINE 31W/60W DIP8 |
| ADM691AARW | IC SW OFF-LINE 46W/79W TO220-7 |
| ADM691AQ | IC SW OFF-LINE PS 10/15W 8DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADM802 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Microprocessor Supervisory Circuits |
| ADM802L | 制造商:AD 制造商全稱:Analog Devices 功能描述:Microprocessor Supervisory Circuits |
| ADM802LAN | 制造商:Analog Devices 功能描述:Processor Supervisor 4.65V 4.65V 8-Pin PDIP 制造商:Analog Devices 功能描述:PROCESSOR SUPERVISOR 4.65V 100UA 8PDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:5V CMOS UP I.C. - Bulk |
| ADM802LARN | 功能描述:IC SUPERVISOR MPU 4.65V WD 8SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:開路漏極或開路集電極 復(fù)位:高有效 復(fù)位超時:- 電壓 - 閥值:1.8V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:6-TSOP（0.059"，1.50mm 寬）5 引線 供應(yīng)商設(shè)備封裝:5-TSOP 包裝:剪切帶 (CT) 其它名稱:NCP301HSN18T1GOSCT |
| ADM802LARN-REEL | 制造商:Analog Devices 功能描述:Processor Supervisor 4.65V 4.65V 8-Pin SOIC N T/R 制造商:Analog Devices 功能描述:PROCESSOR SUPERVISOR 4.65V 100UA 8SOIC N - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:5V CMOS UP I.C. - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。