- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374010 > ADM800L (Analog Devices, Inc.) Microprocessor Supervisory Circuits PDF資料下載
參數(shù)資料
| 型號： | ADM800L |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Microprocessor Supervisory Circuits |
| 中文描述： | 微處理器監(jiān)控電路 |
| 文件頁數(shù)： | 11/12頁 |
| 文件大?。?/td> | 337K |
| 代理商： | ADM800L |
ADM691A/ADM693A/ADM800L/M
–11–
REV. 0
RAM Write Protection
The
CE
OUT
line drives the Chip Select inputs of the CMOS
RAM.
CE
OUT
follows
CE
IN
as long as V
CC
is above the reset
threshold. If V
CC
falls below the reset threshold,
CE
OUT
goes
high, independent of the logic level at
CE
IN
. This prevents the
microprocessor from writing erroneous data into RAM during
power-up, power-down, brownouts and momentary power in-
terruptions. The
LOW LINE
output goes low when V
CC
falls
below the reset threshold.
Watchdog Timer
The microprocessor drives the WATCHDOG INPUT (WDI)
with an I/O line. When OSC IN and OSC SEL are uncon-
nected, the microprocessor must toggle the WDI pin once every
1.6 seconds to verify proper software execution. If a hardware or
software failure occurs such that WDI not toggled a 200 ms
RESET
pulse will be generated after 1.6 seconds. This typi-
cally restarts the microprocessor’s power-up routine. A new
RESET
pulse is issued every 1.6 seconds until WDI is again
strobed.
The WATCHDOG OUTPUT (
WDO
) goes low if the watch-
dog timer is not serviced within its timeout period. Once
WDO
goes low it remains low until a transition occurs at WDI. The
watchdog timer feature can be disabled by leaving WDI uncon-
nected. OSC IN and OSC SEL also allow other watchdog tim-
ing options.
RESET
also goes low if the Watchdog Timer is enabled and
WDI remains either high or low for longer than the watchdog
timeout period.
The
RESET
output has an internal 1.6 mA pullup, and can ei-
ther connect to an open collector
RESET
bus or directly drive a
CMOS gate without an external pullup resistor.
BA3V
0.1μF
0.1μF
OSC IN
OSC SEL
GND
PFI
NC
0.1μF
RESET
WDO
LOW LINE
SINDICATORS
RESET
PFO
WDI
CE
IN
CE
OUT
V
BATT
R2
R1
RAM
DECODE
INPUT POWER
V
CC
BATT
ON
V
OUT
A0–A15
I/O LINE
NMI
RESET
μP
ADM691A
ADM693A
ADM800L
ADM800M
Figure 24. Typical Application Circuit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADM800LAN | Microprocessor Supervisory Circuits |
| ADM800M | Microprocessor Supervisory Circuits |
| ADM691 | Microprocessor Supervisory Circuits |
| ADM691AN | Analog Switch / Multiplexer (Mux) IC; Analog Switch Function:Switch; Package/Case:6-SC-89; Leaded Process Compatible:Yes; Leakage Current:1nA; On Resistance, Rds(on):2ohm; Peak Reflow Compatible (260 C):Yes; Reel Quantity:3000 RoHS Compliant: Yes |
| ADM691AR | Microprocessor Supervisory Circuits |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADM800LAN | 制造商:Analog Devices 功能描述:Processor Supervisor 4.65V 4.75V to 5.5V 16-Pin PDIP 制造商:Analog Devices 功能描述:PROCESSOR SUPERVISOR 4.65V 100UA 16PDIP - Rail/Tube |
| ADM800LARN | 制造商:Analog Devices 功能描述:ADM800 ?P SUPERVISOR , ADJUSTABLE RESET AND WATCHDOG PERIOD - Rail/Tube |
| ADM800LARN-REEL | 制造商:Analog Devices 功能描述:ADM800 ?P SUPERVISOR , ADJUSTABLE RESET AND WATCHDOG PERIODS - Tape and Reel |
| ADM800LARW | 制造商:Analog Devices 功能描述:PROCESSOR SUPERVISOR 4.65V 100UA 16SOIC W - Bulk |
| ADM800LARWZ | 功能描述:Supervisor Open Drain, Push-Pull 1 Channel 制造商:analog devices inc. 系列:- 包裝:管件 零件狀態(tài):上次購買時間 類型:備用電池電路 受監(jiān)控電壓數(shù):1 輸出:開路漏極，推挽式 復(fù)位:高有效/低有效 復(fù)位超時:最小為 140 ms 電壓 - 閾值:4.65V 工作溫度:-40°C ~ 85°C（TA） 安裝類型:- 封裝/外殼:- 供應(yīng)商器件封裝:- 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。