- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373996 > ADM1066 (Analog Devices, Inc.) Multisupply Supervisor/Sequencer with Margining Control and Auxiliary ADC Inputs PDF資料下載
參數(shù)資料
| 型號： | ADM1066 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | ADC |
| 英文描述： | Multisupply Supervisor/Sequencer with Margining Control and Auxiliary ADC Inputs |
| 中文描述： | Multisupply監(jiān)/同裕量控制和輔助ADC輸入序列 |
| 文件頁數(shù)： | 25/32頁 |
| 文件大?。?/td> | 861K |
| 代理商： | ADM1066 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
ADM1066
Rev. 0 | Page 25 of 32
0
POWER-UP
(V
CC
> 2.5V)
EEPROM
E
E
P
R
O
M
L
D
D
A
T
A
R
A
M
L
D
U
P
D
SMBus
DEVICE
CONTROLLER
LATCH A
LATCH B
FUNCTION
(OV THRESHOLD
ON VP1)
Figure 35. Configuration Update Flow Diagram
UPDATING THE SEQUENCING ENGINE
Sequencing engine (SE) functions are not updated in the same
way as regular configuration latches. The SE has its own
dedicated 512-byte EEPROM for storing state definitions,
providing 63 individual states with a 64-bit word each (one state
is reserved). At power-up, the first state is loaded from the SE
EEPROM into the engine itself. When the conditions of this
state are met, the next state is loaded from EEPROM into the
engine, and so on. The loading of each new state takes approxi-
mately 10 μs.
To alter a state, the required changes must be made directly to
EEPROM. RAM for each state does not exist. The relevant
alterations must be made to the 64-bit word, which is then
uploaded directly to EEPROM.
INTERNAL REGISTERS
The ADM1066 contains a large number of data registers. The
principal registers are the address pointer register and the
configuration registers.
Address Pointer Register
This register contains the address that selects one of the other
internal registers. When writing to the ADM1066, the first byte
of data is always a register address, which is written to the
address pointer register.
Configuration Registers
These registers provide control and configuration for various
operating parameters of the ADM1066.
EEPROM
The ADM1066 has two 512-byte cells of nonvolatile, electrically
erasable, programmable read-only memory (EEPROM), from
Register Addresses 0xF800 to 0xFBFF. The EEPROM is used for
permanent storage of data that is not lost when the ADM1066 is
powered down. One EEPROM cell contains the configuration
data of the device; the other contains the state definitions for
the SE. Although referred to as read-only memory, the
EEPROM can be written to as well as read from via the serial
bus in exactly the same way as the other registers.
The major differences between the EEPROM and other
registers are
An EEPROM location must be blank before it can be
written to. If it contains data, it must first be erased.
Writing to EEPROM is slower than writing to RAM.
Writing to the EEPROM should be restricted, because it
has a limited write/cycle life of typically 10,000 write
operations due to the usual EEPROM wear-out
mechanisms.
The first EEPROM is split into 16 (0 to 15) pages of 32 bytes
each. Pages 0 to 6, starting at Address 0xF800, hold the
configuration data for the applications on the ADM1066 (the
SFDs, PDOs, and so on). These EEPROM addresses are the
same as the RAM register addresses, prefixed by F8. Page 7 is
reserved. Pages 8 to 15 are for customer use.
Data can be downloaded from EEPROM to RAM in one of the
following ways:
At power-up, when Pages 0 to 6 are downloaded.
By setting Bit 0 of the UDOWNLD register (0xD8), which
performs a user download of Pages 0 to 6.
SERIAL BUS INTERFACE
The ADM1066 is controlled via the serial system management
bus (SMBus). The ADM1066 is connected to this bus as a slave
device, under the control of a master device. It takes approxi-
mately 1 ms after power-up for the ADM1066 to download
from its EEPROM. Therefore, access to the ADM1066 is re-
stricted until the download is completed.
Identifying the ADM1066 on the SMBus
The ADM1060 has a 7-bit serial bus slave address. The device is
powered up with a default serial bus address. The five MSBs of
the address are set to 01101; the two LSBs are determined by the
logical states of Pins A1 and A0. This allows the connection of
four ADM1066s to one SMBus.
相關PDF資料 |
PDF描述 |
|---|---|
| ADM1066ASU | Multisupply Supervisor/Sequencer with Margining Control and Auxiliary ADC Inputs |
| ADM1069 | SUPER SEQUENCER-TM WITH MARGINING CONTROL AND AUXILIARY ADC INPUTS |
| ADM1069ACP | SUPER SEQUENCER-TM WITH MARGINING CONTROL AND AUXILIARY ADC INPUTS |
| ADM1069ACP-REEL | SUPER SEQUENCER-TM WITH MARGINING CONTROL AND AUXILIARY ADC INPUTS |
| ADM1069ACP-REEL7 | SUPER SEQUENCER-TM WITH MARGINING CONTROL AND AUXILIARY ADC INPUTS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADM1066ACP | 制造商:Analog Devices 功能描述:Volt Supervisor Sequencer 2.7V to 5.4V 40-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC SEQUENCER/SUPERVISOR |
| ADM1066ACP-REEL | 制造商:Analog Devices 功能描述:Volt Supervisor Sequencer 2.7V to 5.4V 40-Pin LFCSP EP T/R |
| ADM1066ACP-REEL7 | 制造商:Analog Devices 功能描述:Volt Supervisor Sequencer 2.7V to 5.4V 40-Pin LFCSP EP T/R |
| ADM1066ACP-U3 | 制造商:Analog Devices 功能描述:MULTI- SUPPLY SUPERVISOR/SEQUENCER WITH MARGINING CONTROL - Bulk |
| ADM1066ACPZ | 功能描述:IC SEQUENCER/SUPERVISOR 40LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:Super Sequencer® 其它有關文件:STM6717 View All Specifications 標準包裝:1 系列:- 類型:多壓監(jiān)控器 監(jiān)視電壓數(shù)目:2 輸出:開路漏極或開路集電極 復位:低有效 復位超時:最小為 600 ms 電壓 - 閥值:1.11V，3.075V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A，SOT-753 供應商設備封裝:SOT-23-5 包裝:Digi-Reel® 產(chǎn)品目錄頁面:1194 (CN2011-ZH PDF) 其它名稱:497-7019-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。