參數(shù)資料
型號(hào)： ADF4151BCPZ-RL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 10/28頁(yè)
文件大?。?/td> 0K
描述： IC FRACTION-N FREQ SYNTH 32LFCSP
標(biāo)準(zhǔn)包裝： 1,500
類型： *
PLL： 是
輸入： CMOS，TTL
輸出： 時(shí)鐘
電路數(shù)： 1
比率 - 輸入:輸出： 2:1
差分 - 輸入:輸出： 是/無(wú)
頻率 - 最大： 3.5GHz
除法器/乘法器： 是/是
電源電壓： 3 V ~ 3.6 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 32-WFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 32-LFCSP-WQ（5x5）
包裝： 帶卷 (TR)
ADF4151
Data Sheet
Rev. B | Page 18 of 28
MUXOUT
The on-chip multiplexer is controlled by Bits[DB28:DB26] (see
Reference Doubler
Setting DB25 to 0 feeds the REFIN signal directly to the 10-bit
R counter, disabling the doubler. Setting this bit to 1 multiplies
the REFIN frequency by a factor of 2 before feeding into the
10-bit R counter. When the doubler is disabled, the REFIN
falling edge is the active edge at the PFD input to the fractional
synthesizer. When the doubler is enabled, both the rising and
falling edges of REFIN become active edges at the PFD input.
When the doubler is enabled and the lowest spur mode is
chosen, the in-band phase noise performance is sensitive to the
REFIN duty cycle. The phase noise degradation can be as much
as 5 dB for the REFIN duty cycles outside a 45% to 55% range.
The phase noise is insensitive to the REFIN duty cycle in the
lowest noise mode. The phase noise is insensitive to the REFIN
duty cycle when the doubler is disabled.
When the doubler is enabled, the maximum allowable REFIN
frequency is 30 MHz.
RDIV2
Setting the DB24 bit to 1 inserts a divide-by-2 toggle flip-flop
between the R counter and PFD, which extends the maximum
REFIN input rate. This function allows a 50% duty cycle signal
to appear at the PFD input, which is necessary for cycle slip
reduction.
10-Bit R Counter
The 10-bit R counter allows the input reference frequency
(REFIN) to be divided down to produce the reference clock to
the PFD. Division ratios from 1 to 1023 are allowed.
Current Setting
Bits[DB12:DB9] set the charge pump current setting. This
should be set to the charge pump current that the loop filter
is designed with (see Figure 21).
LDF
Setting DB8 to 1 enables integer-N digital lock detect, when
the FRAC part of the divider is zero; setting DB8 to 0 enables
fractional-N digital lock detect.
Lock Detect Precision (LDP)
When DB7 is set to 0, the fractional-N digital lock detect is
activated. In this case after setting DB7 to 0, 40 consecutive PFD
cycles of 10 ns must occur before digital lock detect is set. When
DB7 is programmed to 1, 40 consecutive reference cycles of 6 ns
must occur before digital lock detect goes high. Setting DB8
(LDF) to 1 causes the activation of the integer-N digital lock
detect. In this case, after setting DB7 (LDP) to 0, five
consecutive cycles of 10 ns must occur before digital lock detect
is set. When DB7 is set to 1, five consecutive cycles of 6 ns must
occur. Recommended settings of both the LDP and LDF bits are
shown in Table 6.
Table 6. Recommended LDF/LDP Bit Settings
Mode
DB8
(LDF)
DB7
(LDP)
Integer-N
1
Fractional-N Low Noise Mode
0
1
Fractional-N Low Spur Mode
0
Phase Detector Polarity
DB6 sets the phase detector polarity. When a passive loop filter
or noninverting active loop filter is used, set this bit to 1. If an
active filter with an inverting characteristic is used, this bit
should be set to 0.
Power-Down (PD)
DB5 provides the programmable power-down mode. Setting this
bit to 1 performs a power-down. Setting this bit to 0 returns the
synthesizer to normal operation. When in software power-down
mode, the part retains all information in its registers. Only if the
supply voltages are removed are the register contents lost.
When a power-down is activated, the following events occur:
The synthesizer counters are forced to their load state
conditions.
The charge pump is forced into three-state mode.
The digital lock detect circuitry is reset.
The RFOUT buffers are disabled.
The input register remains active and capable of loading
and latching data.
Charge Pump (CP) Three-State
DB4 puts the charge pump into three-state mode when
programmed to 1. It should be set to 0 for normal operation.
Counter Reset
DB3 is the R counter and N counter reset bit for the ADF4151.
When this bit is 1, the RF synthesizer N counter and R counter
are held in reset. For normal operation, this bit should be set to 0.
相關(guān)PDF資料
PDF描述
ADF4153YRUZ IC SYNTH PLL RF F-N FREQ 16TSSOP
ADF4154BRU IC FRAC-N FREQ SYNTH 16-TSSOP
ADF4156BRUZ-RL7 IC PLL FRAC-N FREQ SYNTH 16TSSOP
ADF4157BRUZ-RL7 IC PLL FREQ SYNTH 6GHZ 16TSSOP
ADF4158WCCPZ-RL7 IC FRAC-N FREQ SYNTH 24LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4152HVBCPZ 功能描述:IC FRACTION-N FREQ SYNTH 32LFCSP 制造商:analog devices inc. 系列:- 包裝:托盤(pán) 零件狀態(tài):在售 類型:* PLL:是 輸入:CMOS 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:2:2 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大值:5GHz 分頻器/倍頻器:是/是 電壓 - 電源:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤(pán)，CSP 供應(yīng)商器件封裝:32-LFCSP-VQ（5x5） 標(biāo)準(zhǔn)包裝:1
ADF4152HVBCPZ-RL7 功能描述:IC FRACTION-N FREQ SYNTH 32LFCSP 制造商:analog devices inc. 系列:- 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:* PLL:是 輸入:CMOS 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:2:2 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大值:5GHz 分頻器/倍頻器:是/是 電壓 - 電源:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤(pán)，CSP 供應(yīng)商器件封裝:32-LFCSP-VQ（5x5） 標(biāo)準(zhǔn)包裝:1
ADF4153 制造商:AD 制造商全稱:Analog Devices 功能描述:Fractional-N Frequency Synthesizer
ADF4153ABCPZ 制造商:Analog Devices 功能描述:SINGLE RF F-N PLL 制造商:Analog Devices 功能描述:SINGLE RF F-N PLL - Trays 制造商:Analog Devices 功能描述:IC PLL FREQ SYNTHESIZER 20-LFCSP 制造商:Analog Devices 功能描述:IC FREQ SYNTHESIZER 4GHZ 20 制造商:Analog Devices 功能描述:IC, FREQ SYNTHESIZER, 4GHZ, 20LFCSP 制造商:Analog Devices Inc. 功能描述:Phase Locked Loops - PLL Single RF F-N PLL 制造商:Analog Devices 功能描述:PLL SYNTHESIZER, FREQUENCY, 4GHZ, LFCSP-20; PLL Type:Frequency Synthesis; Frequency:4GHz; Supply Current:20mA; Supply Voltage Min:2.7V; Supply Voltage Max:3.3V; Digital IC Case Style:LFCSP; No. of Pins:20; Package / Case:20-LFCSP 制造商:Analog Devices 功能描述:IC, FREQ SYNTHESIZER, 4GHZ, 20LFCSP; Synthesizer Type:Frequency; Frequency:4GHz; Supply Voltage Min:2.7V; Supply Voltage Max:3.3V; Supply Current:20mA; Digital IC Case Style:LFCSP; No. of Pins:20; Operating Temperature Min:-40C; ;RoHS Compliant: Yes 制造商:Analog Devices 功能描述:PLL SYNTHESIZER, FREQUENCY, 4GHZ, LFCSP-20; PLL Type:Frequency Synthesis; Frequency:4GHz; Supply Current:20mA; Supply Voltage Min:2.7V; Supply Voltage Max:3.3V; Digital IC Case Style:LFCSP; No. of Pins:20; Package / Case:20-LFCSP ;RoHS Compliant: Yes
ADF4153ABCPZ-RL7 制造商:Analog Devices 功能描述:SINGLE RF F-N PLL 制造商:Analog Devices 功能描述:Fractional-N Frequency Synthesizer 20-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:SINGLE RF F-N PLL - Tape and Reel 制造商:Analog Devices 功能描述:IC PLL FREQ SYNTHESIZER 20LFCSP 制造商:Analog Devices Inc. 功能描述:Phase Locked Loops - PLL Single RF F-N PLL
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*