- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1989 > ADF4106SCPZ-EP (Analog Devices Inc)IC PLL FREQ SYNTHESIZER 20LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADF4106SCPZ-EP |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL FREQ SYNTHESIZER 20LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 頻率合成器 |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:1 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 6GHz |
| 除法器/乘法器： | 無/無 |
| 電源電壓： | 2.7 V ~ 3.3 V |
| 工作溫度： | -55°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 20-LFCSP-VQ |
| 包裝： | 托盤 |
ADF4106-EP
Data Sheet
Rev. B | Page 4 of 12
Parameter
BVersion1
Unit
Test Conditions/Comments
NOISE CHARACTERISTICS
Normalized Phase Noise Floor (PN
SYNTH)
223
dBc/Hz typ
PLL loop BW = 500 kHz
Normalized 1/f Noise (PN
1_f)
122
dBc/Hz typ
Measured at 10 kHz offset; normalized to 1 GHz
Phase Noise Performance12
VCO output
900 MHz13
92.5
dBc/Hz typ
1 kHz offset and 200 kHz PFD frequency
5800 MHz14
76.5
dBc/Hz typ
1 kHz offset and 200 kHz PFD frequency
5800 MHz15
83.5
dBc/Hz typ
1 kHz offset and 1 MHz PFD frequency
Spurious Signals
900 MHz13
90/92
dBc typ
200 kHz/400 kHz and 200 kHz PFD frequency
5800 MHz14
65/70
dBc typ
200 kHz/400 kHz and 200 kHz PFD frequency
5800 MHz15
70/75
dBc typ
1 MHz/2 MHz and 1 MHz PFD frequency
1 Operating temperature range is 55°C to +125°C.
2 This is the maximum operating frequency of the CMOS counters. The prescaler value should be chosen to ensure that the RF input is divided down to a frequency that
is less than this value.
3 AV
DD = DVDD = 3 V.
4 AC coupling ensures AV
DD/2 bias.
5 Guaranteed by design. Sample tested to ensure compliance.
6 T
A = 25°C; AVDD = DVDD = 3 V; P = 16; RFIN = 900 MHz.
7 T
A = 25°C; AVDD = DVDD = 3 V; P = 16; RFIN = 2.0 GHz.
8 T
A = 25°C; AVDD = DVDD = 3 V; P = 32; RFIN = 6.0 GHz.
9 T
A = 25°C; AVDD = DVDD = 3.3 V; R = 16383; A = 63; B = 891; P = 32; RFIN = 6.0 GHz.
10 The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20 log N (where N is the N divider
value) and 10 log FPFD. PNSYNTH = PNTOT 10 log FPFD 20 log N.
11 The PLL phase noise is composed of 1/f (flicker) noise plus the normalized PLL noise floor. The formula for calculating the 1/f noise contribution at an RF frequency, f
RF, and at a
frequency offset, f, is given by PN = P1_f + 10log(10 kHz/f) + 20log(fRF/1 GHz). Both the normalized phase noise floor and flicker noise are modeled in ADIsimPLL.
12 The phase noise is measured with the EVAL-ADF4106-EB1 evaluation board and the Agilent E4440A spectrum analyzer. The spectrum analyzer provides the REF
IN for
the synthesizer (fREFOUT = 10 MHz @ 0 dBm).
13 f
REFIN = 10 MHz; fPFD = 200 kHz; offset frequency = 1 kHz; fRF = 900 MHz; N = 4500; loop B/W = 20 kHz.
14 f
REFIN = 10 MHz; fPFD = 200 kHz; offset frequency = 1 kHz; fRF = 5800 MHz; N = 29,000; loop B/W = 20 kHz.
15 f
REFIN = 10 MHz; fPFD = 1 MHz; offset frequency = 1 kHz; fRF = 5800 MHz; N = 5800; loop B/W = 100 kHz.
TIMING CHARACTERISITICS
AVDD = DVDD = 3 V ± 10%, AVDD ≤ VP ≤ 5.5 V, AGND = DGND = CPGND = 0 V, RSET = 5.1 k, dBm referred to 50 , TA = TMAX to TMIN,
unless otherwise noted.
Table 2.
Parameter
Limit1 (B Version)
Unit
Test Conditions/Comments
t
1
10
ns min
DATA to CLOCK Setup Time
t
2
10
ns min
DATA to CLOCK Hold Time
t
3
25
ns min
CLOCK High Duration
t
4
25
ns min
CLOCK Low Duration
t
5
10
ns min
CLOCK to LE Setup Time
t
6
20
ns min
LE Pulse Width
1 Operating temperature range (B Version) is –40°C to +85°C.
Timing Diagram
CLOCK
DB22
DB2
DATA
LE
t1
LE
DB23 (MSB)
t2
DB1 (CONTROL
BIT C2)
DB0 (LSB)
(CONTROL BIT C1)
t3
t4
t6
t5
09272-
002
Figure 2. Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADF4107BCPZ | IC PLL FREQ SYNTHESIZER 20LFCSP |
| ADF4108BCPZ | IC PLL FREQUENCY SYNTH 20-LFCSP |
| ADF4113BRU | IC SYNTH PLL RF 4.0GHZ 16-TSSOP |
| ADF4113HVBRUZ-RL7 | IC CHARGE PUMP HV SYNTH 16-TSSOP |
| ADF4117BRU | IC PLL FREQ SYNTHESIZER 16-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4106SCPZ-EP-R7 | 功能描述:IC PLL FREQ SYNTHESIZER 20LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4106SP1BRU-RL7 | 制造商:Analog Devices 功能描述: |
| ADF4106SRU-EP | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single Up to 325MHz 16-Pin TSSOP 制造商:Analog Devices 功能描述:6GHZ PLL SYNTHESIZER - Rail/Tube 制造商:Analog Devices 功能描述:IC PLL FREQ SYNTHESIZER 16TSSOP 制造商:Analog Devices Inc. 功能描述:Phase Locked Loops - PLL 6GHZ PLL SYNTHESIZER |
| ADF4106SRU-EP-R7 | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single Up to 325MHz 16-Pin TSSOP T/R 制造商:Analog Devices 功能描述:6GHZ PLL SYNTHESIZER - Tape and Reel 制造商:Analog Devices 功能描述:IC PLL FREQ SYNTHESIZER 16TSSOP 制造商:Analog Devices Inc. 功能描述:Phase Locked Loops - PLL 6GHZ PLL SYNTHESIZER |
| ADF4106SRUZ-EP | 功能描述:IC PLL FREQ SYNTHESIZER 16TSSOP 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:96 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。