參數(shù)資料
型號(hào)： ADF4002BCPZ
廠(chǎng)商： ANALOG DEVICES INC
元件分類(lèi)： XO, clock
英文描述： Phase Detector/Frequency Synthesizer
中文描述： PLL FREQUENCY SYNTHESIZER, 400 MHz, QCC20
封裝： ROHS COMPLIANT, MO-220VGGD-1, LFCSP-20
文件頁(yè)數(shù)： 16/24頁(yè)
文件大?。?/td> 336K
代理商： ADF4002BCPZ
ADF4002
Charge Pump Currents
CPI3, CPI2, and CPI1 program Current Setting 1 for the charge
pump. CPI6, CPI5, and CPI4 program Current Setting 2 for the
charge pump. See Figure 19 for the truth table.
Rev. 0 | Page 16 of 24
PD Polarity
This bit sets the phase detector polarity bit (see Figure 19).
CP Three-State
This bit controls the CP output pin. Setting the bit high, puts
the CP output into three-state. With the bit set low, the CP
output is enabled.
THE INITIALIZATION LATCH
The initialization latch is programmed when C2, C1 = 1, 1. This
is essentially the same as the function latch (programmed when
C2, C1 = 1, 0).
However, when the initialization latch is programmed there is
an additional internal reset pulse applied to the R and N
counters. This pulse ensures that the N counter is at load point
when the N counter data is latched and the device begins
counting in close phase alignment.
If the latch is programmed for synchronous power-down (CE
pin is high; PD1 bit is high; and PD2 bit is low), the internal
pulse also triggers this power-down. The prescaler reference
and the oscillator input buffer are unaffected by the internal
reset pulse, thereby maintaining close phase alignment when
counting resumes.
When the first N counter data is latched after initialization, the
internal reset pulse is reactivated. However, successive AB
counter loads after this do not trigger the internal reset pulse.
Device Programming After Initial Power-Up
After initially powering up the device, there are three ways to
program the device.
Initialization Latch Method
1.
Apply V
DD
.
2.
Program the initialization latch (11 in two LSBs of input
word). Make sure that the F1 bit is programmed to 0.
3.
Conduct a function latch load (10 in two LSBs of the
control word). Make sure that the F1 bit is programmed to 0.
4.
Perform an R load (00 in two LSBs).
5.
Perform an N load (01 in two LSBs).
When the initialization latch is loaded, the following occurs:
The function latch contents are loaded.
An internal pulse resets the R, N, and timeout counters to
load-state conditions and three-states the charge pump.
Note that the prescaler band gap reference and the
oscillator input buffer are unaffected by the internal reset
pulse, allowing close phase alignment when counting
resumes.
Latching the first N counter data after the initialization
word activates the same internal reset pulse. Successive N
loads do not trigger the internal reset pulse unless there is
another initialization.
CE Pin Method
1.
Apply V
DD
.
2.
Bring CE low to put the device into power-down. This is an
asynchronous power-down because it happens
immediately.
3.
Program the function latch (10).
4.
Program the R counter latch (00).
5.
Program the N counter latch (01).
6.
Bring CE high to take the device out of power-down. The
R and N counters resume counting in close alignment.
Note that after CE goes high, a duration of 1 μs can be
required for the prescaler band gap voltage and oscillator
input buffer bias to reach steady state.
CE can be used to power the device up and down to check for
channel activity. The input register does not need to be
reprogrammed each time the device is disabled and enabled, as
long as it has been programmed at least once after V
DD
was
initially applied.
Counter Reset Method
1.
Apply V
DD
.
2.
Do a function latch load (10 in two LSBs). As part of this
step, load 1 to the F1 bit. This enables the counter reset.
3.
Perform an R counter load (00 in two LSBs).
4.
Perform an N counter load (01 in two LSBs).
5.
Do a function latch load (10 in two LSBs). As part of this
step, load 0 to the F1 bit. This disables the counter reset.
This sequence provides the same close alignment as the
initialization method. It offers direct control over the internal
reset. Note that counter reset holds the counters at load point
and three-states the charge pump, but does not trigger
synchronous power-down.
相關(guān)PDF資料
PDF描述
ADF4002BCPZ-RL Phase Detector/Frequency Synthesizer
ADF4002BCPZ-RL7 Phase Detector/Frequency Synthesizer
ADF4002BRUZ Phase Detector/Frequency Synthesizer
ADF4002BRUZ-RL Phase Detector/Frequency Synthesizer
ADF4002BRUZ-RL7 Phase Detector/Frequency Synthesizer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4002BCPZ-RL 功能描述:IC PLL FREQUENCY SYNTH 20-LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類(lèi)型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤(pán)，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱(chēng):SY58052UMGTRSY58052UMGTR-ND
ADF4002BCPZ-RL7 功能描述:IC PLL FREQUENCY SYNTH 20-LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類(lèi)型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤(pán)，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱(chēng):SY58052UMGTRSY58052UMGTR-ND
ADF4002BRUZ 功能描述:IC PLL FREQUENCY SYNTH 16-TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類(lèi)型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:1GHz 除法器/乘法器:是/無(wú) 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱(chēng):NJW1504V-TE1-NDNJW1504V-TE1TR
ADF4002BRUZ-RL 功能描述:IC PLL FREQUENCY SYNTH 16-TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類(lèi)型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤(pán)，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱(chēng):SY58052UMGTRSY58052UMGTR-ND
ADF4002BRUZ-RL7 功能描述:IC PLL FREQUENCY SYNTH 16-TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類(lèi)型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤(pán)，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱(chēng):SY58052UMGTRSY58052UMGTR-ND
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*