- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2064 > ADCMP609BRMZ-REEL (Analog Devices Inc)IC COMP TTL/CMOS R-R SGL 8-MSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADCMP609BRMZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 12/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC COMP TTL/CMOS R-R SGL 8-MSOP |
| 標(biāo)準(zhǔn)包裝： | 3,000 |
| 類型： | 通用 |
| 元件數(shù)： | 1 |
| 輸出類型： | CMOS，滿擺幅，TTL |
| 電壓 - 電源，單路/雙路(±)： | 2.5 V ~ 5.5 V |
| 電壓 - 輸入偏移（最小值）： | 3mV @ 2.5V |
| 電流 - 輸入偏壓（最小值）： | 0.4µA @ 2.5V |
| 電流 - 輸出（標(biāo)準(zhǔn)）： | 50mA |
| 電流 - 靜態(tài)（最大值）： | 1.1mA |
| CMRR, PSRR（標(biāo)準(zhǔn)）： | 50dB CMRR，50dB PSRR |
| 傳輸延遲（最大）： | 60ns |
| 磁滯： | 100µV |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 安裝類型： | 表面貼裝 |
| 包裝： | 帶卷 (TR) |
ADCMP609
Rev. A | Page 9 of 12
Q/Q OUTPUT
INPUT VOLTAGE
500mV OVERDRIVE
10mV OVERDRIVE
DISPERSION
VN ± VOS
06
91
8
-01
2
Figure 12. Propagation Delay—Overdrive Dispersion
Q/Q OUTPUT
INPUT VOLTAGE
10V/ns
1V/ns
DISPERSION
VN ± VOS
06
91
8-
01
3
Figure 13. Propagation Delay—Slew Rate Dispersion
COMPARATOR HYSTERESIS
The addition of hysteresis to a comparator is often desirable in a
noisy environment, or when the differential input amplitudes
are relatively small or slow moving. The transfer function for a
comparator with hysteresis is shown in Figure 14. As the input
voltage approaches the threshold (0.0 V, in Figure 14) from below
the threshold region in a positive direction, the comparator
switches from low to high when the input crosses +VH/2. The
new switching threshold becomes VH/2. The comparator remains
in the high state until the threshold, VH/2, is crossed from below
the threshold region in a negative direction. In this manner, noise
or feedback output signals centered on 0.0 V input cannot cause
the comparator to switch states unless it exceeds the region
bounded by ±VH/2.
OUTPUT
INPUT
0.0V
VOL
VOH
+VH
2
–VH
2
0
69
18
-01
4
Figure 14. Comparator Hysteresis Transfer Function
The customary technique for introducing hysteresis into a
comparator uses positive feedback from the output back to the
input. One limitation of this approach is that the amount of
hysteresis varies with the output logic levels, resulting in
hysteresis that is not symmetric about the threshold. The
external feedback network can also introduce significant
parasitics that reduce high speed performance and can even
induce oscillation in some cases.
The ADCMP609 comparator offers a programmable hysteresis
feature that significantly improves accuracy and stability.
Connecting an external pull-down resistor or a current source
from the HYS pin to ground varies the amount of hysteresis in a
predictable, stable manner. Leaving the HYS pin disconnected
or driving it high removes the hysteresis. The maximum
hysteresis that can be applied using this pin is approximately
160 mV. Figure 15 illustrates the amount of hysteresis applied as
a function of the external resistor value.
06
91
8-
0
06
160
150
140
130
120
110
100
90
80
70
60
50
40
30
20
10
0
H
Y
ST
ER
ES
IS
(m
V)
1300
1200
1100
1000
900
800
700
600
500
400
300
200
100
0
HYS RESISTOR (k)
VCC = 5.5
VCC = 2.5
Figure 15. Hysteresis vs. HYS Resistor
The HYS pin appears as a 1.25 V bias voltage seen through a
series resistance of 7 kΩ ± 20% throughout the hysteresis control
range. The advantages of applying hysteresis in this manner are
improved accuracy, improved stability, reduced component
count, and maximum versatility. An external bypass capacitor is
not recommended on the HYS pin because it impairs the latch
function and often degrades the jitter performance of the device.
With the pin driven low, hysteresis may become large, but in this
device, the effect is not reliable or intended as a latch function.
CROSSOVER BIAS POINT
Rail-to-rail inputs of this type, in both op amps and comparators,
have a dual front-end design. Certain devices are active near the
VCC rail, and others are active near the VEE rail. At some predeter-
mined point in the common-mode range, a crossover occurs. At
this point, normally VCC/2, the direction of the bias current reverses
and there are changes in measured offset voltages and currents.
The ADCMP609 slightly elaborates on this scheme. The
crossover points are at approximately 0.8 V and 1.6 V.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADCMP670-1YUJZ-RL7 | IC COMPARATOR DUAL OD TSOT-23-6 |
| ADCMP671-1YUJZ-RL7 | IC MONITOR UV/OV LP ADJ 6TSOT |
| ADD8506WRUZ-REEL | IC GAMMA BUFFER LCD 6CH 24TSSOP |
| ADD8704ARUZ-REEL | IC OPAMP LCD QUAD 16V 14-TSSOP |
| ADD8710ARUZ | IC GAMMA BUFFER 10CH DRV 28TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADCMP609BRMZ-REEL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Rail-to-Rail, Fast, Low Power 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator |
| ADCMP609BRMZ-REEL7 | 功能描述:IC COMPARATOR TTL/CMOS 8-MSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:帶電壓基準(zhǔn) 元件數(shù):4 輸出類型:開路漏極 電壓 - 電源，單路/雙路(±):2.5 V ~ 11 V，±1.25 V ~ 5.5 V 電壓 - 輸入偏移（最小值）:10mV @ 5V 電流 - 輸入偏壓（最小值）:- 電流 - 輸出（標(biāo)準(zhǔn)）:0.015mA @ 5V 電流 - 靜態(tài)（最大值）:8.5µA CMRR, PSRR（標(biāo)準(zhǔn)）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:- 磁滯:- 工作溫度:0°C ~ 70°C 封裝/外殼:16-SOIC（0.154"，3.90mm 寬） 安裝類型:表面貼裝 包裝:管件 產(chǎn)品目錄頁面:1386 (CN2011-ZH PDF) |
| ADCMP609BRMZ-REEL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Rail-to-Rail, Fast, Low Power 2.5 V to 5.5 V, Single-Supply TTL/CMOS Comparator |
| ADCMP610BRJZ-RL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADCMP670 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Low Power 1.5% Comparator With 400 mV Reference |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。