參數(shù)資料
型號: ADCMP581BCPZ-RL7
廠商: Analog Devices Inc
文件頁數(shù): 12/16頁
文件大小: 0K
描述: IC COMPARATOR ECL UFAST 16-LFCSP
標(biāo)準(zhǔn)包裝: 1,500
類型: 帶鎖銷
元件數(shù): 1
輸出類型: 補充型,ECL
電壓 - 電源,單路/雙路(±): ±4.5 V ~ 5.5 V
電壓 - 輸入偏移(最小值): 10mV @ ±5V
電流 - 輸入偏壓(最小值): 30µA @ ±5V
電流 - 輸出(標(biāo)準(zhǔn)): 44mA @ 5V
電流 - 靜態(tài)(最大值): 8mA
CMRR, PSRR(標(biāo)準(zhǔn)): 60dB CMRR,75dB PSRR
傳輸延遲(最大): 0.18ns
磁滯: 1mV
工作溫度: -40°C ~ 125°C
封裝/外殼: 16-VFQFN 裸露焊盤,CSP
安裝類型: 表面貼裝
包裝: 帶卷 (TR)
配用: EVAL-ADCMP581BCPZ-ND - BOARD EVALUATION ADCMP581BCP
ADCMP580/ADCMP581/ADCMP582
Rev. A | Page 5 of 16
TIMING INFORMATION
Figure 2 shows the ADCMP580/ADCMP581/ADCMP582 compare and latch timing relationships. Table 2 provides the definitions of the
terms shown in Figure 2.
50%
VN ± VOS
50%
DIFFERENTIAL
INPUT VOLTAGE
LATCH ENABLE
Q OUTPUT
LATCH ENABLE
tH
tPDL
tPDH
tPLOH
tPLOL
tR
tF
VN
VOD
tS
tPL
04672-028
Figure 2. Comparator Timing Diagram
Table 2. Timing Descriptions
Symbol
Timing
Description
tPDH
Input-to-Output High Delay
Propagation delay measured from the time the input signal crosses the reference
(± the input offset voltage) to the 50% point of an output low-to-high transition.
tPDL
Input-to-Output Low Delay
Propagation delay measured from the time the input signal crosses the reference
(± the input offset voltage) to the 50% point of an output high-to-low transition.
tPLOH
Latch Enable-to-Output High Delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output low-to-high transition.
tPLOL
Latch Enable-to-Output Low Delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output high-to-low transition.
tH
Minimum Hold Time
Minimum time after the negative transition of the latch enable signal that the input
signal must remain unchanged to be acquired and held at the outputs.
tPL
Minimum Latch Enable Pulse Width
Minimum time that the latch enable signal must be high to acquire an input signal change.
tS
Minimum Setup Time
Minimum time before the negative transition of the latch enable signal that an input
signal change must be present to be acquired and held at the outputs.
tR
Output Rise Time
Amount of time required to transition from a low to a high output as measured at the
20% and 80% points.
tF
Output Fall Time
Amount of time required to transition from a high to a low output as measured at the
20% and 80% points.
VN
Normal Input Voltage
Difference between the input voltages VP and VN for output true.
VOD
Voltage Overdrive
Difference between the input voltages VP and VN for output false.
相關(guān)PDF資料
PDF描述
LT1715IMS#PBF IC COMPARATOR 150MHZ DUAL 10MSOP
LT1715IMS IC COMPARATOR 150MHZ DUAL 10MSOP
AD7799BRUZ IC ADC 24BIT SIG-DEL 3CH 16TSSOP
1676858-3 CAP CER 0.68PF 100V 5% NP0 0805
LTC1400CS8#PBF IC A/D CONV 12BIT W/SHTDN 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADCMP581BCPZ-WP 功能描述:IC COMPARATOR ECL UFAST 16-LFCSP RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:帶電壓基準(zhǔn) 元件數(shù):4 輸出類型:開路漏極 電壓 - 電源,單路/雙路(±):2.5 V ~ 11 V,±1.25 V ~ 5.5 V 電壓 - 輸入偏移(最小值):10mV @ 5V 電流 - 輸入偏壓(最小值):- 電流 - 輸出(標(biāo)準(zhǔn)):0.015mA @ 5V 電流 - 靜態(tài)(最大值):8.5µA CMRR, PSRR(標(biāo)準(zhǔn)):80dB CMRR,80dB PSRR 傳輸延遲(最大):- 磁滯:- 工作溫度:0°C ~ 70°C 封裝/外殼:16-SOIC(0.154",3.90mm 寬) 安裝類型:表面貼裝 包裝:管件 產(chǎn)品目錄頁面:1386 (CN2011-ZH PDF)
ADCMP582 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrafast SiGe Voltage Comparator
ADCMP582BCP 制造商:Analog Devices 功能描述:COMPARATOR SGL 5.5V 16LFCSP EP - Bulk
ADCMP582BCP-R2 制造商:Analog Devices 功能描述:Comparator Single ±5.5V 16-Pin LFCSP EP T/R 制造商:Rochester Electronics LLC 功能描述:DUAL SUPPLY, PECL ON XFCB3.0 - Bulk
ADCMP582BCP-RL7 制造商:Analog Devices 功能描述:Comparator Single ±5.5V 16-Pin LFCSP EP T/R