- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2064 > ADCMP580BCPZ-R2 (Analog Devices Inc)IC COMPARATOR CML UFAST 16-LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADCMP580BCPZ-R2 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC COMPARATOR CML UFAST 16-LFCSP |
| 標準包裝： | 250 |
| 類型： | 帶鎖銷 |
| 元件數(shù)： | 1 |
| 輸出類型： | CML，補充型 |
| 電壓 - 電源，單路/雙路(±)： | ±4.5 V ~ 5.5 V |
| 電壓 - 輸入偏移（最小值）： | 10mV @ ±5V |
| 電流 - 輸入偏壓（最小值）： | 30µA @ ±5V |
| 電流 - 輸出（標準）： | 44mA @ 5V |
| 電流 - 靜態(tài)（最大值）： | 8mA |
| CMRR, PSRR（標準）： | 60dB CMRR，75dB PSRR |
| 傳輸延遲（最大）： | 0.18ns |
| 磁滯： | 1mV |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 16-VFQFN 裸露焊盤，CSP |
| 安裝類型： | 表面貼裝 |
| 包裝： | 帶卷 (TR) |
ADCMP580/ADCMP581/ADCMP582
Rev. A | Page 7 of 16
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
Q
LE
PIN 1
INDICATOR
1
VTP
2
VP
3
VN
4
VTN
11 Q
12 GND
10
9GND
5
V
C
I
6
7
L
E
8
V
T
15
G
N
D
16
V
C
I
14
H
Y
S
13
V
E
ADCMP580
TOP VIEW
(Not to Scale)
0
46
72
-00
3
Figure 3. ADCMP580 Pin Configuration
Q
LE
PIN 1
INDICATOR
1
VTP
2
VP
3
VN
4
VTN
11 Q
12 GND
10
9GND
5
V
C
I
6
7
L
E
8
V
T
15
G
N
D
16
V
C
I
14
H
Y
S
13
V
E
ADCMP581
TOP VIEW
(Not to Scale)
0
46
72
-00
4
Figure 4. ADCMP581 Pin Configuration
Q
LE
PIN 1
INDICATOR
1
VTP
2
VP
3
VN
4
VTN
11 Q
12 VCCO
10
9VCCO
5
V
C
I
6
7
L
E
8
V
T
15
G
N
D
16
V
C
I
14
H
Y
S
13
V
E
ADCMP582
TOP VIEW
(Not to Scale)
0
46
72
-00
5
Figure 5. ADCMP582 Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
VTP
Termination Resistor Return Pin for VP Input.
2
VP
Noninverting Analog Input.
3
VN
Inverting Analog Input.
4
VTN
Termination Resistor Return Pin for VN Input.
5, 16
VCCI
Positive Supply Voltage.
6
LE
Latch Enable Input Pin, Inverting Side. In compare mode (LE = low), the output tracks changes at the input of
the comparator. In latch mode (LE = high), the output reflects the input state just prior to the comparator being
placed into latch mode. LE must be driven in complement with LE.
7
LE
Latch Enable Input Pin, Noninverting Side. In compare mode (LE = high), the output tracks changes at the
input of the comparator. In latch mode (LE = low), the output reflects the input state just prior to the
comparator being placed into latch mode. LE must be driven in complement with LE.
8
VTT
Termination Return Pin for the LE/LE Input Pins.
For the ADCMP580 (CML output stage), this pin should be connected to the GND ground.
For the ADCMP581 (ECL output stage), this pin should be connected to the –2 V termination potential.
For the ADCMP582 (PECL output stage), this pin should be connected to the VCCO – 2 V termination potential.
9, 12
GND/VCCO
Digital Ground Pin/Positive Logic Power Supply Terminal.
For the ADCMP580/ADCMP581, this pin should be connected to the GND pin.
For the ADCMP582, this pin should be connected to the positive logic power VCCO supply.
10
Q
Inverting Output. Q is logic low if the analog voltage at the noninverting input, VP, is greater than the analog
voltage at the inverting input, VN, provided that the comparator is in compare mode. See the LE/LE descriptions
(Pin 6 to Pin 7) for more information.
11
Q
Noninverting Output. Q is logic high if the analog voltage at the noninverting input, VP, is greater than the
analog voltage at the inverting input, VN, provided that the comparator is in compare mode. See the LE/LE
descriptions (Pin 6 to Pin 7) for more information.
13
VEE
Negative Power Supply.
14
HYS
Hysteresis Control. Leave this pin disconnected for zero hysteresis. Connect this pin to the VEE supply with a
suitably sized resistor to add the desired amount of hysteresis. Refer to Figure 9 for proper sizing of the HYS
hysteresis control resistor.
15
GND
Analog Ground.
Heat Sink
Paddle
N/C
The metallic back surface of the package is not electrically connected to any part of the circuit. It can be left
floating for optimal electrical isolation between the package handle and the substrate of the die. It can also
be soldered to the application board if improved thermal and/or mechanical stability is desired. Exposed metal
at package corners is connected to the heat sink paddle.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADCMP601BKSZ-R2 | IC COMP TTL/CMOS 1CHAN SC70-6 |
| ADCMP603BCPZ-WP | IC COMP TTL/CMOS 1CHAN 12-LFCSP |
| ADCMP605BCPZ-R2 | IC COMP TTL/CMOS 1CHAN 12-LFCSP |
| ADCMP607BCPZ-R2 | IC COMP TTL/CMOS 1CHAN 12-LFCSP |
| ADCMP608BKSZ-R2 | IC COMP TTL/CMOS R-R SGL SC70-6 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADCMP580BCPZ-RL7 | 功能描述:IC COMPARATOR CML UFAST 16-LFCSP RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS，推挽式，滿擺幅，TTL 電壓 - 電源，單路/雙路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 電壓 - 輸入偏移（最小值）:5mV @ 5.5V 電流 - 輸入偏壓（最小值）:1pA @ 5.5V 電流 - 輸出（標準）:- 電流 - 靜態(tài)（最大值）:24µA CMRR, PSRR（標準）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:450ns 磁滯:±3mV 工作溫度:-40°C ~ 85°C 封裝/外殼:6-WFBGA，CSPBGA 安裝類型:表面貼裝 包裝:管件 其它名稱:Q3554586 |
| ADCMP580BCPZ-WP | 功能描述:IC COMPARATOR CML UFAST 16-LFCSP RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 標準包裝:1 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS，開路集電極，TTL 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V 電壓 - 輸入偏移（最小值）:7mV @ 5V 電流 - 輸入偏壓（最小值）:0.25µA @ 5V 電流 - 輸出（標準）:84mA @ 5V 電流 - 靜態(tài)（最大值）:120µA CMRR, PSRR（標準）:- 傳輸延遲（最大）:600ns 磁滯:- 工作溫度:-40°C ~ 85°C 封裝/外殼:SC-74A，SOT-753 安裝類型:表面貼裝 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1268 (CN2011-ZH PDF) 其它名稱:*LMV331M5*LMV331M5/NOPBLMV331M5CT |
| ADCMP581 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrafast SiGe Voltage Comparator |
| ADCMP581BCP | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrafast SiGe Voltage Comparator |
| ADCMP581BCP-R2 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。