- 您現在的位置：買賣IC網 > PDF目錄10735 > ADCMP572BCPZ-WP (Analog Devices Inc)IC COMPARATOR CML 3.3-5V 16LFCSP PDF資料下載
參數資料
| 型號： | ADCMP572BCPZ-WP |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 5/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC COMPARATOR CML 3.3-5V 16LFCSP |
| 標準包裝： | 50 |
| 類型： | 帶鎖銷 |
| 元件數： | 1 |
| 輸出類型： | CML，補充型 |
| 電壓 - 電源，單路/雙路(±)： | 3.1 V ~ 5.4 V |
| 電壓 - 輸入偏移（最小值）： | 2mV @ 3.3V |
| 電流 - 輸入偏壓（最小值）： | 25µA @ 3.3V |
| 電流 - 輸出（標準）： | 20mA |
| 電流 - 靜態(tài)（最大值）： | 52mA |
| CMRR, PSRR（標準）： | 65dB CMRR，74dB PSRR |
| 傳輸延遲（最大）： | 0.165ns |
| 磁滯： | ±1mV |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 16-VFQFN 裸露焊盤，CSP |
| 安裝類型： | 表面貼裝 |
| 包裝： | 托盤 - 晶粒 |
| 配用： | EVAL-ADCMP572BCPZ-ND - BOARD EVALUATION ADCMP572BCP |
ADCMP572/ADCMP573
Rev. A | Page 13 of 16
TIMING INFORMATION
Figure 29 illustrates the ADCMP572/ADCMP573 compare and latch timing relationships. Table 4 provides definitions of the terms
shown in the figure.
50%
VN ± VOS
50%
DIFFERENTIAL
INPUT VOLTAGE
LATCH ENABLE
Q OUTPUT
LATCH ENABLE
tH
tPDL
tPDH
tPLOH
tPLOL
tR
tF
VIN
VOD
tS
tPL
04409-003
Figure 29. System Timing Diagram
Table 4. Timing Descriptions
Symbol
Timing
Description
tPDH
Input to output high delay
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output low-to-high transition.
tPDL
Input to output low delay
Propagation delay measured from the time the input signal crosses the reference (± the
input offset voltage) to the 50% point of an output high-to-low transition.
tPLOH
Latch enable to output high delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output low-to-high transition.
tPLOL
Latch enable to output low delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output high-to-low transition.
tH
Minimum hold time
Minimum time after the negative transition of the latch enable signal that the input
signal must remain unchanged to be acquired and held at the outputs.
tPL
Minimum latch enable pulse width
Minimum time that the latch enable signal must be high to acquire an input signal
change.
tS
Minimum setup time
Minimum time before the negative transition of the latch enable signal that an input
signal change must be present to be acquired and held at the outputs.
tR
Output rise time
Amount of time required to transition from a low to a high output as measured at the
20% and 80% points.
tF
Output fall time
Amount of time required to transition from a high to a low output as measured at the
20% and 80% points.
VOD
Voltage overdrive
Difference between the input voltages VA and VB.
相關PDF資料 |
PDF描述 |
|---|---|
| VE-J4V-MY-F4 | CONVERTER MOD DC/DC 5.8V 50W |
| VI-JNW-MY-F2 | CONVERTER MOD DC/DC 5.5V 50W |
| VE-2WN-MY-B1 | CONVERTER MOD DC/DC 18.5V 50W |
| VE-2N4-CV-B1 | CONVERTER MOD DC/DC 48V 150W |
| VE-2WM-MY-B1 | CONVERTER MOD DC/DC 10V 50W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADCMP572XCP | 制造商:Analog Devices 功能描述:CML ULTRAFAST 3.3V SINGLE SUPPLY COMPARATOR - Bulk |
| ADCMP573 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrafast 3.3 V Single-Supply Comparators |
| ADCMP573BCP | 制造商:Analog Devices 功能描述:COMPARATOR SGL 5.4V 16LFCSP EP - Bulk |
| ADCMP573BCP-R2 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADCMP573BCPRL7 | 制造商:AD 功能描述:NEW |
發(fā)布緊急采購，3分鐘左右您將得到回復。