- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2064 > ADCMP566BCPZ (Analog Devices Inc)IC COMP DUAL ULTRA-FAST 32LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADCMP566BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC COMP DUAL ULTRA-FAST 32LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 帶鎖銷 |
| 元件數(shù)： | 2 |
| 輸出類型： | 補(bǔ)充型，差分，ECL，開路發(fā)射極 |
| 電壓 - 電源，單路/雙路(±)： | ±4.75 V ~ 5.25 V |
| 電壓 - 輸入偏移（最小值）： | 5mV @ -5.2V，5V |
| 電流 - 輸入偏壓（最小值）： | 42µA @ -5.2V，5V |
| 電流 - 輸出（標(biāo)準(zhǔn)）： | 30mA |
| 電流 - 靜態(tài)（最大值）： | 18mA，85mA |
| CMRR, PSRR（標(biāo)準(zhǔn)）： | 69dB CMRR |
| 傳輸延遲（最大）： | 0.29ns |
| 磁滯： | ±1mV |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 安裝類型： | 表面貼裝 |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 764 (CN2011-ZH PDF) |
| 配用： | EVAL-ADCMP566BCPZ-ND - BOARD EVALUATION ADCMP566BPZ |
ADCMP566
Rev. 0 | Page 9 of 16
APPLICATION INFORMATION
The ADCMP566 comparators are very high speed devices.
Consequently, high speed design techniques must be employed
to achieve the best performance. The most critical aspect of any
ADCMP566 design is the use of a low impedance ground plane.
A ground plane, as part of a multilayer board, is recommended
for proper high speed performance. Using a continuous
conductive plane over the surface of the circuit board can create
this, allowing breaks in the plane only for necessary signal
paths. The ground plane provides a low inductance ground,
eliminating any potential differences at different ground points
throughout the circuit board caused by ground bounce. A
proper ground plane also minimizes the effects of stray
capacitance on the circuit board.
It is also important to provide bypass capacitors for the power
supply in a high speed application. A 1F electrolytic bypass
capacitor should be placed within 0.5 inches of each power
supply pin to ground. These capacitors will reduce any potential
voltage ripples from the power supply. In addition, a 10 nF
ceramic capacitor should be placed as close as possible from the
power supply pins on the ADCMP566 to ground. These
capacitors act as a charge reservoir for the device during high
frequency switching.
The LATCH ENABLE input is active low (latched). If the
latching function is not used, the LATCH ENABLE input
should be grounded (ground is an ECL logic high), and the
complementary input, LATCH ENABLE, should be tied to
2.0 V. This will disable the latching function.
Occasionally, one of the two comparator stages within the
ADCMP566 will not be used. The inputs of the unused
comparator should not be allowed to float. The high internal
gain may cause the output to oscillate (possibly affecting the
comparator that is being used) unless the output is forced into a
fixed state. This is easily accomplished by ensuring that the two
inputs are at least one diode drop apart, while also appropriately
connecting the LATCH ENABLE and LATCH ENABLE inputs
as described above.
The best performance is achieved with the use of proper ECL
terminations. The open emitter outputs of the ADCMP566 are
designed to be terminated through 50 resistors to 2.0 V, or
any other equivalent ECL termination. If a 2.0 V supply is not
available, an 82 resistor to ground and a 130 resistor to
5.2 V provide a suitable equivalent. If high speed ECL signals
must be routed more than a centimeter, microstrip or stripline
techniques may be required to ensure proper transition times
and prevent output ringing.
CLOCK TIMING RECOVERY
Comparators are often used in digital systems to recover clock
timing signals. High speed square waves transmitted over a
distance, even tens of centimeters, can become distorted due to
stray capacitance and inductance. Poor layout or improper
termination can also cause reflections on the transmission line,
further distorting the signal waveform. A high speed
comparator can be used to recover the distorted waveform
while maintaining a minimum of delay.
OPTIMIZING HIGH SPEED PERFORMANCE
As with any high speed comparator amplifier, proper design and
layout techniques should be used to ensure optimal perform-
ance from the ADCMP566. The performance limits of high
speed circuitry can easily be a result of stray capacitance,
improper ground impedance, or other layout issues.
Minimizing resistance from source to the input is an important
consideration in maximizing the high speed operation of the
ADCMP566. Source resistance in combination with equivalent
input capacitance could cause a lagged response at the input,
thus delaying the output. The input capacitance of the
ADCMP566 in combination with stray capacitance from an
input pin to ground could result in several picofarads of
equivalent capacitance. A combination of 3 k source resistance
and 5 pF of input capacitance yields a time constant of 15 ns,
which is significantly slower than the sub 500 ps capability of
the ADCMP566. Source impedances should be significantly less
than 100 for best performance.
Sockets should be avoided due to stray capacitance and induc-
tance. If proper high speed techniques are used, the ADCMP566
should be free from oscillation when the comparator input
signal passes through the switching threshold.
COMPARATOR PROPAGATION
DELAY DISPERSION
The ADCMP566 has been specifically designed to reduce
propagation delay dispersion over an input overdrive range of
100 mV to 1 V. Propagation delay overdrive dispersion is the
change in propagation delay that results from a change in the
degree of overdrive (how far the switching point is exceeded by
the input). The overall result is a higher degree of timing
accuracy since the ADCMP566 is far less sensitive to input
variations than most comparator designs.
Propagation delay dispersion is a specification that is important
in critical timing applications such as ATE, bench instruments,
and nuclear instrumentation. Overdrive dispersion is defined
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADCMP567BCPZ | IC COMP DUAL ULTRA-FAST 32LFCSP |
| ADCMP573BCPZ-WP | IC COMPARATOR PECL 3.3-5 16LFCSP |
| ADCMP580BCPZ-R2 | IC COMPARATOR CML UFAST 16-LFCSP |
| ADCMP601BKSZ-R2 | IC COMP TTL/CMOS 1CHAN SC70-6 |
| ADCMP603BCPZ-WP | IC COMP TTL/CMOS 1CHAN 12-LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADCMP567 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Ultrafast Voltage Comparator |
| ADCMP567BCP | 制造商:Analog Devices 功能描述:Comparator Dual -5.45V/5.25V 32-Pin LFCSP EP 制造商:Analog Devices 功能描述:IC COMPARATOR HIGH SPEED |
| ADCMP567BCPZ | 功能描述:IC COMP DUAL ULTRA-FAST 32LFCSP RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS，開路集電極，TTL 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V 電壓 - 輸入偏移（最小值）:7mV @ 5V 電流 - 輸入偏壓（最小值）:0.25µA @ 5V 電流 - 輸出（標(biāo)準(zhǔn)）:84mA @ 5V 電流 - 靜態(tài)（最大值）:120µA CMRR, PSRR（標(biāo)準(zhǔn)）:- 傳輸延遲（最大）:600ns 磁滯:- 工作溫度:-40°C ~ 85°C 封裝/外殼:SC-74A，SOT-753 安裝類型:表面貼裝 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1268 (CN2011-ZH PDF) 其它名稱:*LMV331M5*LMV331M5/NOPBLMV331M5CT |
| ADCMP572 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrafast 3.3 V Single-Supply Comparators |
| ADCMP572_05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrafast 3.3 V/5 V Single-Supply SiGe Comparators |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。