- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2064 > ADAV4601BSTZ (Analog Devices Inc)IC AUDIO CODEC PROCESSOR 80-LQFP PDF資料下載
參數(shù)資料
| 型號： | ADAV4601BSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/60頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC AUDIO CODEC PROCESSOR 80-LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SigmaDSP® |
| 類型： | 音頻處理器 |
| 應(yīng)用： | TV |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-LQFP |
| 供應(yīng)商設(shè)備封裝： | 80-LQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
ADAV4601
Rev. B | Page 23 of 60
I2S DIGITAL AUDIO OUTPUTS
One I2S output, SDO0, uses the same serial clocks as the serial
inputs, which are BCLK1 and LRCLK1 by default. If an additional
digital output is required, an additional pin can be reconfigured
as a serial digital output, as shown in Figure 34.
SDO0
R
L
R
L
S/PDIF
OUTPUT
SPDIF_OUT (SDO1)
0
70
-0
27
I2S OUTPUT
INTERFACE
BCLK1
LRCLK1
Figure 34. I2S Digital Outputs
S/PDIF INPUT/OUTPUT
The S/PDIF output (SPDIF_OUT/SDO1) uses a multiplexer
to select an output from the audio processor or to pass through
the unprocessed SPDIF_IN signals, as shown in Figure 35. On
the ADAV4601, the S/PDIF inputs, SPDIF_IN0/SPDIF_IN1/
SPDIF_IN2/SPDIF_IN3/SPDIF_IN4/SPDIF_IN5/SPDIF_IN6,
are available on the SDIN3, LRCLK0, BCLK0, LRCLK1, BCLK1,
LRCLK2, and BCLK2 pins, respectively. It is possible to have all
seven S/PDIF inputs connected to different S/PDIF signals at one
time. A consequence of this setup is that none of the LRCLKs and
BCLKs are available for use with the digital inputs SDIN0, SDIN1,
SDIN2, and SDIN3. If there is only one S/PDIF input in use, using
the SDIN3 pin as the dedicated S/PDIF input is recommended; this
enables BCLK0/LRCLK0, BCLK1/LRCLK1, and BCLK2/LRCLK2
to be used as the clock and framing signals for the synchronous
and asynchronous port. If SDIN3 is used as an S/PDIF input, it
should not be used internally as an input to the audio processor
because it contains invalid data. Similarly, if BCLK or LRCLK is
used as the S/PDIF input, they can no longer be used as the lock
and framing signals for SDIN0, SDIN1, SDIN2, and SDIN3. The
S/PDIF encoder supports only consumer formats that conform to
IEC-600958.
SDIN3 (SPDIF_IN0)
LRCLK0 (SPDIF_IN1)
BCLK0 (SPDIF_IN2)
LRCLK1 (SPDIF_IN3)
BCLK1 (SPDIF_IN4)
LRCLK2 (SPDIF_IN5)
BCLK2 (SPDIF_IN6)
SDO1 (SPDIF_OUT)
S/PDIF
ENCODER
07
0-
0
28
Figure 35. S/PDIF Output
HARDWARE MUTE CONTROL
The ADAV4601 mute input can be used to mute any of the
analog or digital outputs. When the MUTE pin goes low, the
selected outputs ramp to a muted condition. Unmuting is
handled in one of two ways and depends on the register setting.
By default, the MUTE pin going high causes the outputs to
immediately ramp to an unmuted state. However, it is also
possible to have the unmute operation controlled by a control
register bit. In this scenario, even if the MUTE pin goes high,
the device does not unmute until a bit in the control register is set.
This can be used when the user wants to keep the outputs
muted, even after the pin has gone high again, for example, in
the case of a fault condition. This allows the system controller
total control over the unmute operation.
AUDIO PROCESSOR
The internal audio processor runs at 2560 × fS; at 48 kHz, this is
122.88 MHz. Internally, the word size is 28 bits, which allows
24 dB of headroom for internal processing. Designed specifically
with audio processing in mind, it can implement complex audio
algorithms efficiently.
By default, the ADAV4601 loads a default audio flow, as shown
in Figure 48. However, because the audio processor is fully
programmable, a custom audio flow can be quickly developed
and loaded to the audio processor.
The audio flow is contained in program RAM and parameter
RAM. Program RAM contains the instructions to be processed by
the audio processor, and parameter RAM contains the coefficients
that control the flow, such as volume control, filter coefficients,
and enable bits.
GRAPHICAL PROGRAMMING ENVIRONMENT
Custom flows for the ADAV4601 are created in a powerful drag-
and-drop graphical programming application called SigmaStudio.
No knowledge of assembly code is required to program the
ADAV4601. Featuring a comprehensive library of audio processing
blocks (such as filters, delays, dynamics processors, and third-party
algorithms), sigma studio allows a quick and simple creation of
custom flows. For debugging purposes, run-time control of the
audio flow allows the user to fully configure and test the created
flow.
07
0-
1
09
Figure 36. SigmaStudio Window
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADAV4622BSTZ | IC AUD PRO ATV/SIF DECODE 80LQFP |
| ADCLK846BCPZ-REEL7 | IC CLK BUFFER 1:6 1.2GHZ 24LFCSP |
| ADCLK854BCPZ | IC CLOCK BUFFER MUX 2:12 48LFCSP |
| ADCLK907BCPZ-WP | IC CLK/DATA BUFF DVR 1:1 16LFCSP |
| ADCLK914BCPZ-WP | IC CLK/DATA BUFF DVR 1:1 16LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADAV4622 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Audio Processor for Advanced TV with Sound IF Demodulator and Stereo Decoder |
| ADAV4622BSTZ | 功能描述:IC AUD PRO ATV/SIF DECODE 80LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6 |
| ADAV4-KIT-1 | 制造商:Wiebetech 功能描述:Combo Dock Kit #1 for Weibetech Ultradock Series |
| ADAV801 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Audio Codec for Recordable DVD |
| ADAV801AST | 制造商:Analog Devices 功能描述:AUDIO CODEC FOR RECORDABLE DVD - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。