- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373973 > AD9995KCP (ANALOG DEVICES INC) 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator PDF資料下載
參數(shù)資料
| 型號： | AD9995KCP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, QCC56 |
| 封裝： | 8 X 8 MM, MO-220-VLLD-2, LFCSP-56 |
| 文件頁數(shù)： | 27/60頁 |
| 文件大小： | 1593K |
| 代理商： | AD9995KCP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
AD9995
–27–
If the exposure is generated using the TRIGGER register and the
EXPOSURE register is set to zero, the behavior of the SUBCK
will not be any different than the normal shutter or high precision
shutter operations, in which the TRIGGER register is not used.
SUBCK Suppression
Normally, the SUBCKs will begin to pulse on the line following
the sensor gate line (VSG). With some CCDs, the SUBCK pulse
needs to be suppressed for one or more lines following the VSG
line. The SUBCKSUPPRESS register allows for suppression of
the SUBCK pulses for additional lines following the VSG line.
Readout after Exposure
After the exposure, the readout of the CCD data occurs, beginning
with the sensor gate (VSG) operation. By default, the AD9995 is
generating the VSG pulses in every field. In the case where only a
single exposure and single readout frame are needed, such as the
CCD’s preview mode, the VSG and SUBCK pulses can be oper-
ating in every field.
However in many cases, during readout the SUBCK output
needs to be further suppressed until the readout is completed.
The READOUT register specifies the number of additional
fields after the exposure to continue the suppression of
SUBCK. READOUT can be programmed for zero to seven
additional fields, and should be preprogrammed at startup,
not at the same time as the exposure write. A typical interlaced
CCD frame read
out mode will generally require two additional
fields of SUBCK suppression (READOUT = 2). A 3-field,
6-phase CCD will require three additional fields of SUBCK sup-
pression after the readout begins (READOUT = 3).
If the SUBCK output is required to start back up during the last
field of readout, simply program the READOUT register to one
less than the total number of CCD readout fields.
Like the exposure operation, the readout operation must be trig-
gered by using the TRIGGER register.
Using the TRIGGER Register
As described previously, by default the AD9995 will output the
SUBCK and VSG signals on every field. This works well for
continuous single field exposure and readout operations, such
as the CCD’s live preview mode. However, if the CCD requires
a longer exposure time, or if multiple readout fields are needed,
the TRIGGER register is needed to initiate specific exposure and
readout sequences.
Typically, the exposure and readout bits in the TRIGGER
register are used together. This will initiate a complete exposure-
plus-readout operation. Once the exposure has been completed,
the readout will automatically occur. The values in the EXPO-
SURE and READOUT registers will determine the length of
each operation.
VD
SUBCK
NOTES
1. SUBCK MAY BE SUPPRESSED FOR MULTIPLE FIELDS BY PROGRAMMING THE EXPOSURE REGISTER GREATER THAN ZERO.
2. ABOVE EXAMPLE USES EXPOSURE = 1.
3. TRIGGER REGISTER MUST ALSO BE USED TO START THE LOW SPEED EXPOSURE.
4. VD/HD OUTPUTS MAY ALSO BE SUPPRESSED USING THE VDHDOFF REGISTER = 1.
t
EXP
VSG
TRIGGER
EXPOSURE
Figure 28. Low Speed Shutter Mode Using EXPOSURE Register
Table XI. Shutter Mode Register Parameters
Description
On/Off for Five Signals
Register
TRIGGER
Length
5b
Range
Trigger for VSUB [0], MSHUT [1], STROBE [2], Exposure [3],
and Readout Start [4]
Number of Fields to Suppress SUBCK after Exposure
Number of Fields to Suppress to SUBCK and VSG during
Exposure Time (Low Speed Shutter)
Disable VD/HD Output during Exposure (1 = On, 0 = Off)
SUBCK Start Polarity for SUBCK1 and SUBCK2
Toggle Positions for First SUBCK Pulse (Normal Shutter)
Toggle Positions for Second SUBCK Pulse in Last Line
(High Precision)
Total Number of SUBCKs per Field at One Pulse per Line
Number of Lines to Further Suppress SUBCK after the VSG Line
READOUT
EXPOSURE
3b
12b
0–7 # of Fields
0–4095 # of Fields
VDHDOFF
SUBCKPOL
*
SUBCK1TOG
*
SUBCK2TOG
*
1b
1b
24b
24b
On/Off
High/Low
0–4095 Pixel Locations
0–4095 Pixel Locations
SUBCKNUM
*
SUBCKSUPPRESS
*
*
Register is not VD updated, but is updated at the start of line after sensor gate line.
12b
12b
1–4095 # of Pulses
0–4095 # of Pulses
REV. 0
相關PDF資料 |
PDF描述 |
|---|---|
| AD9995KCPRL | 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator |
| AD9995 | 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator |
| ADA4000-2ARMZ-RL | Low Cost, Precision JFET Input Operational Amplifiers |
| ADA4000-1 | Low Cost, Precision JFET Input Operational Amplifiers |
| ADA4000-1_07 | Low Cost, Precision JFET Input Operational Amplifiers |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9995KCPRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 12-Bit 3V 56-Pin LFCSP EP T/R 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9995KCPZ | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9995KCPZRL | 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD9995KCPZRL7 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9996BBCZ | 制造商:Rochester Electronics LLC 功能描述:14B 40 MSPS AFETG CONVERTER - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。