參數(shù)資料
型號(hào)： AD9865
廠商： Analog Devices, Inc.
英文描述： Broadband Modem Mixed-Signal Front End
中文描述： 寬帶調(diào)制解調(diào)器混合信號(hào)前端
文件頁(yè)數(shù)： 19/48頁(yè)
文件大?。?/td> 1672K
代理商： AD9865
AD9865
SERIAL PORT
Table 10. SPI Register Mapping
Rev. A | Page 19 of 48
Power-Up Default Value
MODE = 0 (Half-Duplex)
CONFIG = 0
MODE = 1 (Full-Duplex)
CONFIG = 0
Address
(Hex)
1
SPI PORT CONFIGURATION AND SOFTWARE RESET
0x00
(7)
4-Wire SPI
(6)
LSB First
(5)
S/W Reset
POWER CONTROL REGISTERS (via PWR_DWN pin)
0x01
(7)
Clock Syn.
(6)
TxDAC/IAMP
(5)
Tx Digital
(4)
REF
(3)
ADC CML
(2)
ADC
(1)
PGA Bias
(0)
RxPGA
0x02
(7)
CLK Syn.
(6)
TxDAC/IAMP
(5)
Tx Digital
(4)
REF
(3)
ADC CML
(2)
ADC
(1)
PGA Bias
(0)
RxPGA
HALF-DUPLEX POWER CONTROL
0x03
(7:3)
Tx OFF Delay
(2)
Rx _TXEN
(1)
Tx PWRDN
(0)
Rx PWRDN
Bit
Break-
down
Description
Width
CONFIG = 1
CONFIG = 1
Comments
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
Default SPI configuration is
3-wire, MSB first.
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1*
1
1
1
1
1
1
1
PWR_DWN = 0.
Default setting is for all
blocks powered on.
PWR_DWN = 1.
Default setting* is for all
functional blocks powered
down except PLL.
*MODE = CONFIG = 1.
Setting has PLL powered
down with OSCIN input
routed to RXCLK output.
5
1
1
1
0xFF
0xFF
N/A
N/A
Default setting is for TXEN
input to control power
on/off of Tx/Rx path.
Tx driver delayed by 31
1/f
DATA
clock cycles.
PLL CLOCK MULTIPLIER/SYNTHESIZER CONTROL
0x04
(5)
Duty Cycle Enable
(4)
f
ADC
from PLL
(3:2)
PLL Divide-N
(1:0)
PLL Multiplier-M
0x05
(2)
OSCIN to RXCLK
(1)
Invert RXCLK
(0)
Disabled RXCLK
0x06
(7:6)
CLKOUT2 Divide
(5)
CLKOUT2 Invert
(4)
CLKOUT2 Disable
(3:2)
CLKOUT1 Divide
(1)
CLKOUT1 Invert
(0)
CLKOUT1 Disable
Rx PATH CONTROL
0x07
(5)
Initiate Offset Cal.
(4)
Rx Low Power
(0)
Rx Filter ON
1
1
2
2
0
0
00
01
0
0
00
10*
0
0
00
01
0
0
00
01
Default setting is Duty Cycle
Restore disabled, ADC CLK
from OSCIN input, and PLL
multiplier × 2 setting.
*PLL multiplier × 4 setting.
Full-duplex RXCLK normally
at nibble rate.
*Exception on power-up.
1
1
1
2
1
1
2
1
1
0
0
0
01
0
0
01
0
0
0
0
0
01
0
0
01
0
0
0
0
0
01
0
0
01
0
0
1*
0
0
01
0
1*
01
0
1*
Default setting is CLKOUT2
and CLKOUT1 enabled with
divide-by-2.
*CLKOUT1 and CLKOUT2
disabled.
1
1
1
0
0
1
0
1*
1
0
0
1
0
1*
1
Default setting has LPF ON
and Rx path at nominal
power bias setting.
*Rx path to low power.
相關(guān)PDF資料
PDF描述
AD9865-EB Broadband Modem Mixed-Signal Front End
AD9865BCP Broadband Modem Mixed-Signal Front End
AD9865BCPRL Broadband Modem Mixed-Signal Front End
AD9865BCPZ1 Broadband Modem Mixed-Signal Front End
AD9865BCPZRL1 Broadband Modem Mixed-Signal Front End
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9865BCP 制造商:Analog Devices 功能描述:Mixed Signal Front End 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:MIXED SGNL FRONT END 64LFCSP EP - Trays 制造商:Analog Devices 功能描述:10BIT MIXED SIGNAL CONVERTER 9865
AD9865BCPRL 制造商:Analog Devices 功能描述:Mixed Signal Front End 64-Pin LFCSP EP T/R
AD9865BCPZ 功能描述:IC PROCESSOR FRONT END 64LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點(diǎn):- 封裝/外殼:48-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFP 裸露焊盤（7x7） 包裝:托盤
AD9865BCPZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9865BCPZRL 功能描述:IC PROCESSOR FRONT END 64LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點(diǎn):- 封裝/外殼:48-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFP 裸露焊盤（7x7） 包裝:托盤
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*