參數(shù)資料
型號(hào): AD9845BJSTZ
廠商: Analog Devices Inc
文件頁數(shù): 22/24頁
文件大小: 0K
描述: IC CCD SIGNAL PROC 12BIT 48-LQFP
標(biāo)準(zhǔn)包裝: 1
類型: CCD 信號(hào)處理器,12 位
輸入類型: 邏輯
輸出類型: 邏輯
接口: 3 線串口
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 托盤
產(chǎn)品目錄頁面: 776 (CN2011-ZH PDF)
REV.
B
AD9845B
–7–
DEFINITIONS OF SPECIFICATIONS
Differential Nonlinearity (DNL)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. Thus, every code
must have a finite width. No missing codes guaranteed to 12-bit
resolution indicates that all 4096 codes, must be present over
all operating conditions.
Peak Nonlinearity
Peak nonlinearity, a full signal chain specification, refers to
the peak deviation of the output of the AD9845B from a true
straight line. The point used as “zero scale” occurs 1/2 LSB
before the first code transition. “Positive full scale” is defined as a
Level 1, 1/2 LSB beyond the last code transition. The deviation is
measured from the middle of each particular output code to the
true straight line. The error is then expressed as a percentage of the
2 V ADC full-scale signal. The input signal is always appropriately
gained up to fill the ADC’s full-scale range.
Total Output Noise
The rms output noise is measured using histogram techniques.
The standard deviation of the ADC output codes is calculated
in LSB and represents the rms noise level of the total signal
chain at the specified gain setting. The output noise can be
converted to an equivalent voltage using the relationship
1 LSB = (ADC Full Scale/2
N codes)
where N is the bit resolution of the ADC. For the AD9845B,
1 LSB is approximately 488
mV.
Power Supply Rejection (PSR)
The PSR is measured with a step change applied to the supply
pins. This represents a high frequency disturbance on the
AD9845B’s power supply. The PSR specification is calculated
from the change in the data outputs for a given step change in
the supply voltage.
Internal Delay for SHP/SHD
The internal delay (also called aperture delay) is the time delay
that occurs from when a sampling edge is applied to the AD9845B
until the actual sample of the input signal is held. Both SHP and
SHD sample the input signal during the transition from low to
high, so the internal delay is measured from each clock’s rising
edge to the instant the actual internal sample is taken.
EQUIVALENT INPUT CIRCUITS
330
DVDD
DVSS
Figure 1. Digital Inputs—SHP, SHD, DATACLK, CLPOB,
CLPDM, HD, VD, PBLK, SCK, and SL
DVDD
DVSS
DRVSS
DRVDD
THREE-
STATE
DATA
DOUT
Figure 2. Data Outputs—D0–D11
AVDD
AVSS
ACVSS
Figure 3. CCDIN (Pin 30)
330
DVDD
DVSS
DVDD
DVSS
DATA IN
RNW
DATA OUT
Figure 4. SDATA (Pin 45)
相關(guān)PDF資料
PDF描述
3-1478978-1 CONN JACK SMA 50 OHM R/A PCB
AD9949AKCPZ IC CCD SIGNAL PROCESSOR 40-LFCSP
VE-J3K-IY-F2 CONVERTER MOD DC/DC 40V 50W
AD694JNZ IC TRANSMITTER 4-20MA 16-DIP
VE-J3K-IY-F1 CONVERTER MOD DC/DC 40V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9845BJSTZKL1 制造商:Analog Devices 功能描述:
AD9845BJSTZRL 功能描述:IC CCD SIGNAL PROC 12BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD9846A 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 10-Bit 30 MSPS CCD Signal Processor
AD9846AJST 制造商:Analog Devices 功能描述:AFE VID 1ADC 10-BIT 3.3V 48LQFP - Bulk 制造商:Rochester Electronics LLC 功能描述:10 BIT 30 MSPS CCD SIGNAL PROCESSOR - Tape and Reel
AD9846AJSTRL 制造商:Analog Devices 功能描述:AFE VID 1ADC 10-BIT 3.3V 48LQFP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:10 BIT 30 MSPS CCD SIGNAL PROCESSOR - Tape and Reel